

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XF

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT
Number of I/O	75
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.68V ~ 3.6V
Data Converters	A/D 15x12b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-VFBGA
Supplier Device Package	100-VFBGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsam4lc8ca-cfur

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# ATSAM4L8/L4/L2

Feature	ATSAM4LS8/4/2C	ATSAM4LS8/4/2B	ATSAM4LS8/4/2A			
Timer/Counter Channels	6 3					
Parallel Capture Inputs		8				
Frequency Meter		1				
Watchdog Timer		1				
Power Manager		1				
Glue Logic LUT	2 1					
Oscillators	Digital Frequency Locked Loop 20-150MHz (DFLL) Phase Locked Loop 48-240MHz (PLL) Crystal Oscillator 0.6-30MHz (OSC0) Crystal Oscillator 32kHz (OSC32K) RC Oscillator 80MHz (RC80M) RC Oscillator 4,8,12MHz (RCFAST) RC Oscillator 115kHz (RCSYS) RC Oscillator 32kHz (RC32K)					
ADC	15-channel	7-channel	3-channel			
DAC		1-channel				
Analog Comparators	4	2	1			
CATB Sensors	32	32	26			
USB	1					
Audio Bitstream DAC	1					
IIS Controller		1				
Packages	TQFP/VFBGA	TQFP/QFN/ WLCSP	TQFP/QFN			

#### Table 2-3. ATSAM4LS Configuration Summary

|--|

ATSAM4LC	ATSAM4LS	Pin	GPIO	upply			G	PIO Functio	ns		
QFP	QFP		Ū	S	_	_	_	_	_	_	_
QFN	QFN				A	B		D	E USABT2	F	G
	33	PA27	27	LCDA	MISO	ISCK	DAC0	IN4	RTS		SENSE0
	34	PA28	28	LCDA	SPI MOSI	IISC ISDI	ABDACB DACN0	GLOC IN5	USART3 CTS		CATB SENSE1
	35	PA29	29	LCDA	SPI SCK	IISC IWS	ABDACB DAC1	GLOC IN6	USART3 CLK		CATB SENSE2
	38	PA30	30	LCDA	SPI NPCS0	IISC ISDO	ABDACB DACN1	GLOC IN7	USART3 RXD		CATB SENSE3
	39	PA31	31	LCDA	SPI NPCS1	IISC IMCK	ABDACB CLK	GLOC OUT1	USART3 TXD		CATB DIS
11	11	PB00	32	VDDIN	TWIMS1 TWD	USART0 RXD					CATB SENSE21
12	12	PB01	33	VDDIN	TWIMS1 TWCK	USART0 TXD	EIC EXTINT0				CATB SENSE22
13	13	PB02	34	VDDANA	ADCIFE AD3	USART1 RTS	ABDACB DAC0	IISC ISCK	ACIFC ACBN0		CATB SENSE23
14	14	PB03	35	VDDANA	ADCIFE AD4	USART1 CLK	ABDACB DACN0	IISC ISDI	ACIFC ACBP0		CATB DIS
19	19	PB04	36	VDDANA	ADCIFE AD5	USART1 RXD	ABDACB DAC1	IISC ISDO	DACC EXT TRIG0		CATB SENSE24
20	20	PB05	37	VDDANA	ADCIFE AD6	USART1 TXD	ABDACB DACN1	IISC IMCK			CATB SENSE25
27	27	PB06	38	LCDA	USART3 RTS		GLOC IN4	IISC IWS		LCDCA SEG22	CATB SENSE26
28	28	PB07	39	LCDA	USART3 CTS		GLOC IN5	TC0 A0		LCDCA SEG21	CATB SENSE27
45	45	PB08	40	LCDA	USART3 CLK		GLOC IN6	ТС0 В0		LCDCA SEG14	CATB SENSE28
46	46	PB09	41	LCDA	USART3 RXD	PEVC PAD EVT2	GLOC IN7	TC0 A1		LCDCA SEG15	CATB SENSE29
47	47	PB10	42	LCDA	USART3 TXD	PEVC PAD EVT3	GLOC OUT1	TC0 B1	SCIF GCLK0	LCDCA SEG16	CATB SENSE30
48	48	PB11	43	LCDA	USART0 CTS	SPI NPCS2		TC0 A2	SCIF GCLK1	LCDCA SEG17	CATB SENSE31
53	53	PB12	44	LCDC	USART0 RTS	SPI NPCS3	PEVC PAD EVT0	TC0 B2	SCIF GCLK2	LCDCA SEG32	CATB DIS
54	54	PB13	45	LCDC	USART0 CLK	SPI NPCS1	PEVC PAD EVT1	TC0 CLK0	SCIF GCLK3	LCDCA SEG33	CATB SENSE0
57	57	PB14	46	LCDC	USART0 RXD	SPI MISO	TWIM3 TWD	TC0 CLK1	SCIF GCLK IN0	LCDCA SEG36	CATB SENSE1
58	58	PB15	47	LCDC	USART0 TXD	SPI MOSI	TWIM3 TWCK	TC0 CLK2	SCIF GCLK IN1	LCDCA SEG37	CATB SENSE2

#### 6.2.2 Typical Powering Schematics

The ATSAM4L8/L4/L2 supports the Single supply mode from 1.68V to 3.6V. Depending on the input voltage range and on the final application frequency, it is recommended to use the following table in order to choose the most efficient power strategy

			VDDIN	I Voltage	)	
	1.68V 1.8	30V 2.0	00V 2	.30V	3.60V	
Switching Mode (BUCK/LDOn (PA02) =1)	N.	Ά	Possible but not efficient	C	Optimal power efficiency	
Linear Mode (BUCK/LDOn (PA02) =0)	Optin	nal power e	efficiency	F	Possible but not efficient	
F <sub>CPUMAX</sub>	12MHz	Up to 36MHz In PS0 Up to 12MHz in PS1 Up to 48MHz in PS2				
PowerScaling	PS1 <sup>(1)</sup>	ALL				
Typical power consumption in RUN mode	א 212µA/MI א 306µA/MI	Hz @ F <sub>CPU</sub> =12M Hz @ F <sub>CPU</sub> = 48N	IHz(PS1) /IHz(PS2)	א 100µA א 180µA	VMHz @ F <sub>CPU</sub> =12MHz(PS1) @ V <sub>VDDIN</sub> =3.3V VMHz @ F <sub>CPU</sub> =48MHz(PS2) @ V <sub>VDDIN</sub> =3.3V	
Typical power consumption in RET mode			1	.5µA		

Figure 6-3. Efficient power strategy:

Note 1. The SAM4L boots in PS0 on RCSYS(115kHz), then the application must switch to PS1 before running on higher frequency (<12MHz)

At power-up or after a reset, the ATSAM4L8/L4/L2 is in the RUN0 mode. Only the necessary clocks are enabled allowing software execution. The Power Manager (PM) can be used to adjust the clock frequencies and to enable and disable the peripheral clocks.

When the CPU is entering a Power Save Mode, the CPU stops executing code. The user can choose between four Power Save Modes to optimize power consumption:

- SLEEP mode: the Cortex-M4 core is stopped, optionally some clocks are stopped, peripherals are kept running if enabled by the user.
- WAIT mode: all clock sources are stopped, the core and all the peripherals are stopped except the modules running with the 32kHz clock if enabled. This is the lowest power configuration where SleepWalking is supported.
- RETENTION mode: similar to the WAIT mode in terms of clock activity. This is the lowest power configuration where the logic is retained.
- BACKUP mode: the Core domain is powered off, the Backup domain is kept powered.

A wake up source exits the system to the RUN mode from which the Power Save Mode was entered.

A reset source always exits the system from the Power Save Mode to the RUN0 mode.

The configuration of the I/O lines are maintained in all Power Save Modes. Refer to Section 9. "Backup Power Manager (BPM)" on page 677.

#### 7.1.1 SLEEP mode

The SLEEP mode allows power optimization with the fastest wake up time.

The CPU is stopped. To further reduce power consumption, the user can switch off modulesclocks and synchronous clock sources through the BPM.PMCON.SLEEP field (See Table 7-1). The required modules will be halted regardless of the bit settings of the mask registers in the Power Manager (PM.AHBMASK, PM.APBxMASK).

BPM.PSAVE.SLEEP	CPU clock	AHB clocks	APB clocks GCLK	Clock sources: OSC, RCFAST, RC80M, PLL, DFLL	RCSYS	OSC32K RC32K <sup>(2)</sup>	Wake up Sources
0	Stop	Run	Run	Run	Run	Run	Any interrupt
1	Stop	Stop	Run	Run	Run	Run	Any interrupt <sup>(1)</sup>
2	Stop	Stop	Stop	Run	Run	Run	Any interrupt <sup>(1)</sup>
3	Stop	Stop	Stop	Stop	Run	Run	Any interrupt <sup>(1)</sup>

 Table 7-1.
 SLEEP mode Configuration

Notes: 1. from modules with clock running.

2. OSC32K and RC32K will only remain operational if pre-enabled.

#### 7.1.1.1 Entering SLEEP mode

The SLEEP mode is entered by executing the WFI instruction.

Atmel

Additionally, if the SLEEPONEXIT bit in the Cortex-M4 System Control Register (SCR) is set, the SLEEP mode will also be entered when the Cortex-M4 exits the lowest priority ISR. This

#### 8.7.5 Product Dependencies

#### 8.7.5.1 I/O Lines

The TCK pin is dedicated to the EDP. The other debug port pins default after reset to their GPIO functionality and are automatically reassigned to the JTAG functionalities on detection of a debugger. In serial wire mode, TDI and TDO can be used as GPIO functions. Note that in serial wire mode TDO can be used as a single pin trace output.

#### 8.7.5.2 Power Management

When a debugger is present, the connection is kept alive allowing debug operations. As a side effect, the power is never turned off. The hot plugging functionality is always available except when the system is in BACKUP Power Save Mode.

#### 8.7.5.3 Clocks

The SWJ-DP uses the external TCK pin as its clock source. This clock must be provided by the external JTAG master device.

Some of the JTAG Instructions are used to access an Access Port (SMAP or AHB-AP). These instructions require the CPU clock to be running.

If the CPU clock is not present because the CPU is in a Power Save Mode where this clock is not provided, the Power Manager(PM) will automatically restore the CPU clock on detection of a debug access.

The RCSYS clock is used as CPU clock when the external reset is applied to ensure correct Access Port operations.

#### 8.7.6 Module Initialization

This module is enabled as soon as a TCK falling edge is detected when RESET\_N is not asserted (refer to Section 8.7.7 below). Moreover, the module is synchronously reseted as long as the TAP machine is in the TEST\_LOGIC\_RESET (TLR) state. It is advised asserting TMS at least 5 TCK clock periods after the debugger has been detected to ensure the module is in the TLR state prior to any operation. This module also has the ability to maintain the Cortex-M4 under reset (refer to the Section 8.7.8 "SMAP Core Reset Request Source" on page 70).

#### 8.7.7 Debugger Hot Plugging

The TCK pin is dedicated to the EDP. After reset has been released, the EDP detects that a debugger has been attached when a TCK falling edge arises.

Figure 8-4. Debugger Hot Plugging Detection Timings Diagram

Atmel



#### 8.7.14.4 CLAMP

This instruction selects the Bypass register as Data Register. The device output pins are driven from the boundary-scan chain.

Starting in Run-Test/Idle, the CLAMP instruction is accessed the following way:

- 1. Select the IR Scan path.
- 2. In Capture-IR: The IR output value is latched into the shift register.
- 3. In Shift-IR: The instruction register is shifted by the TCK input.
- 4. In Update-IR: The data from the boundary-scan chain is applied to the output pins.
- 5. Return to Run-Test/Idle.
- 6. Select the DR Scan path.
- 7. In Capture-DR: A logic '0' is loaded into the Bypass Register.

Atmel

- 8. In Shift-DR: Data is scanned from TDI to TDO through the Bypass register.
- 9. Return to Run-Test/Idle.

#### Table 8-8. CLAMP Details

Instructions	Details
IR input value	<b>0101</b> (0x5)
IR output value	p00s
DR Size	1
DR input value	x
DR output value	x

## ATSAM4L8/L4/L2

0: No bus error has been detected sincle last clear of this bit

#### • HCR: Hold Core reset

- 1: The Cortex-M4 core is held under reset
- 0: The Cortex-M4 core is not held under reset

#### • DONE: Operation done

- 1: At least one operation has terminated since last clear of this field
- 0: No operation has terminated since last clear of this field

8.9.11.8	Chip	Identification Register
Name:		CIDR
Access Ty	pe:	Read-Only
Offset:		0xF0
Reset Valu	ie:	-

31	30	29	28	27	26	25	24
EXT		NVPTYP			AR	CH	
23	22	21	20	19	18	17	16
	ARCH				SRAMSIZ		
15	14	13	12	11	10	9	8
NVPSIZ2				NVI	PSIZ		
7	6	5	4	3	2	1	0
	EPROC				VERSION		

Note: Refer to section CHIPID for more information on this register.

instruction for the first time. SAMPLE/PRELOAD can also be used for taking a snapshot of the external pins during normal operation of the part.

When using the JTAG interface for Boundary-Scan, the JTAG TCK clock is independent of the internal chip clock, which is not required to run.

**NOTE:** For pins connected to 5V lines care should be taken to not drive the pins to a logic one using boundary scan, as this will create a current flowing from the 3,3V driver to the 5V pullup on the line. Optionally a series resistor can be added between the line and the pin to reduce the current.

#### 8.11.7 Flash Programming typical procedure

Flash programming is performed by operating Flash controller commands. The Flash controller is connected to the system bus matrix and is then controllable from the AHP-AP. The AHB-AP cannot write the FLASH page buffer while the core\_hold\_reset is asserted. The AHB-AP cannot be accessed when the device is in protected state. It is important to ensure that the CPU is halted prior to operating any flash programming operation to prevent it from corrupting the system configuration. The recommended sequence is shown below:

- 1. At power up, RESET\_N is driven low by a debugger. The on-chip regulator holds the system in a POR state until the input supply is above the POR threshold. The system continues to be held in this static state until the internally regulated supplies have reached a safe operating.
- 2. PM starts, clocks are switched to the slow clock (Core Clock, System Clock, Flash Clock, and any Bus Clocks that do not have clock gate control). Internal resets are maintained due to the external reset.
  - The Debug Port (DP) and Access Ports (AP) receives a clock and leave the reset state,
- 3. The debugger maintains a low level on TCK and release RESET\_N.
  - The SMAP asserts the core\_hold\_reset signal
- 4. The Cortex-M4 core remains in reset state, meanwhile the rest of the system is released.
- 5. The debugger then configures the NVIC to catch the Cortex-M4 core reset vector fetch. For more information on how to program the NVIC, refer to the ARMv7-M Architecture Reference Manual.
- 6. The debugger writes a one in the SMAP SCR.HCR to release the Cortex-M4 core reset to make the system bus matrix accessible from the AHB-AP.
- 7. The Cortex-M4 core initializes the SP, then read the exception vector and stalls
- 8. Programming is available through the AHB-AP

Atmel

9. After operation is completed, the chip can be restarted either by asserting RESET\_N or switching power off/on or clearing SCR.HCR. Make sure that the TCK pin is high when releasing RESET\_N not to halt the core.

### **Table 9-3.**Supply Rise Rates and Order <sup>(1)</sup>

VDDIO, VDDIN and VDDANA must be connected together and as a consequence, rise synchronously

			Rise Rate					
Symbol	Parameter	Min	Max	Unit	Comment			
V <sub>VDDIO</sub>	DC supply peripheral I/Os	0.0001	2.5	V/µs				
V <sub>VDDIN</sub>	DC supply peripheral I/Os and internal regulator	0.0001	2.5	V/µs				
V <sub>VDDANA</sub>	Analog supply voltage	0.0001	2.5	V/µs				

1. These values are based on characterization. These values are not covered by test limits in production.

Mode	Conditions	T <sub>A</sub>	Typical Wakeup Time	Тур	Max <sup>(1)</sup>	Unit
	Switching mode	25°C	9 * Main clock	3817	4033	
SLEEPU	Switching mode	85°C	cycles	3934	4174	*
	Switching mode	25°C	9 * Main clock	2341	2477	
SLEEPT	Switching mode	85°C	cycles + 500ns	2437	2585	
	Switching mode	25°C	9 * Main clock	1758	1862	*
SLEEP2	Switching mode	85°C	cycles + 500ns	1847	1971	
SLEEP3	Linear mode			51	60	
WAIT	OSC32K and AST running Fast wake-up enable		1.5µs	5.9	8.7	μA
	OSC32K and AST stopped Fast wake-up enable			4.7	7.6	
RETENTION	OSC32K running AST running at 1kHz	25°C	1.5µs	3.1	5.1	
	AST and OSC32K stopped			2.2	4.2	*
BACKUP	OSC32K running AST running at 1kHz			1.5	3.1	
	AST and OSC32K stopped			0.9	1.7	

 Table 9-6.
 ATSAM4L4/2 Current consumption and Wakeup time for power scaling mode 0 and 2

1. These values are based on characterization. These values are not covered by test limits in production.

	Table 9-7.	ATSAM4L8 Current consum	ption and Wakeup time for	or power scaling mode 0 and 2
--	------------	-------------------------	---------------------------	-------------------------------

Mode	Conditions	T <sub>A</sub>	Typical Wakeup Time	Тур	Max <sup>(1)</sup>	Unit
	CPU running a Fibonacci algorithm	25°C	NI/A	319	343	
	Linear mode	85°C	IN/A	326	350	
	CPU running a CoreMark algorithm Linear mode	25°C	N/A	343	387	
		85°C		351	416	
RUN	CPU running a Fibonacci algorithm Switching mode	25°C	N/A	181	198	μΑ/ΜΗΖ
		85°C		186	203	
	CPU running a CoreMark algorithm	25°C	N/A	192	232	
	Switching mode	85°C		202	239	

- Atmel



Figure 9-1. Typical Power Consumption running Coremark (from above table)

Note: For variable frequency oscillators, linear interpolation between high and low settings

Figure 9-2. Measurement Schematic, Switching Mode

Atmel



#### Table 9-47. Differential mode, gain=1

Offset error drift vs temperature <sup>(1)</sup>				0.04	mV/°K
Conversion range <sup>(2)</sup>	Vin-Vip	-Vref		Vref	V
ICMR <sup>(1)</sup>			see Figure 9-5		
PSRR <sup>(1)</sup>	fvdd=1Hz, ext ADVREFP=3.0V V <sub>VDD</sub> =3.6V		100		dB
	fvdd=2MHz, ext ADVREFP=3.0V V <sub>VDD</sub> =3.6		50		uв
DC supply current <sup>(2)</sup>	VDDANA=3.6V, ADVREFP=3.0V		1.2		m۸
	VDDANA=1.6V, ADVREFP=1.0V		0.6		IIIA

1. These values are based on simulation only. These values are not covered by test limits in production or characterization

2. These values are based on characterization and not tested in production, and valid for an input voltage between 10% to 90% of reference voltage.

Table 9-48.	Unipolar m	node, gain=1
		iouc, guin-i

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	Accuracy without compensation (1)			7		ENOB
	Accuracy after compensation <sup>(1)</sup>				11	ENOB
	late and bless line arity (2)	After calibration Dynamic tests No gain compensation			±3	
	Integral Non Linearity (2)	After calibration Dynamic tests Gain compensation			±3	- LODS
DNL	Differential Non Linearity <sup>(2)</sup>	After calibration			±2.8	LSBs
-		External reference	-15		15	
	Gain error <sup>(2)</sup>	VDDANA/1.6	-50		50	m\/
-		VDDANA/2.0	-30		30	- mv
-		Bandgap After calibration	-10		10	
	Gain error drift vs voltage <sup>(1)</sup>	External reference	-8		8	mV/V
	Gain error drift temperature <sup>(1)</sup>	+ bandgap drift If using bandgap			0.08	mV/°K
		External reference	-15		15	
	Offect error <sup>(2)</sup>	VDDANA/1.6	-15		15	
		VDDANA/2.0	-15		15	- mv
	_	Bandgap After calibration	-10		10	
	Offset error drift <sup>(1)</sup>		-4		4	mV/V
	Offset error drift temperature <sup>(1)</sup>			0	0.04	mV/°K
	Conversion range <sup>(1)</sup>	Vin-Vip	-Vref		Vref	V
	ICMR <sup>(1)</sup>			see Figure 9-5		

Units V bits kHz pF kΩ LSBs LSBs mV mV dB

μs

μs V

V

V

nA

μΑ

#### 9.9.5 Digital to Analog Converter Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	
	Analog Supply Voltage (1)	on VDDANA	2.4	3	3.6	
	Digital Supply Voltage <sup>(1)</sup>	on VDDCORE	1.62	1.8	1.98	
	Resolution <sup>(2)</sup>			10		
	Clock frequency <sup>(1)</sup>	Cload = 50pF ; Rload = $5k\Omega$			500	
		CLoad			50	
	LOAD	RLoad	5			
INL	Integral Non Linearity (1)	Best fit-line method			±2	
DNL	Differential Non Linearity (1)	Best fit-line method	-0.9		+1	
	Zero Error (offset) (1)	CDR[9:0] = 0		1	5	
	Gain Error <sup>(1)</sup>	CDR[9:0] = 1023		5	10	
	Total Harmonic Distortion <sup>(1)</sup>	80% of VDDANA @ fin = 70kHz	-56		7	
	Delay to vout <sup>(1)</sup>	CDR[9:0] = 512/ Cload = 50 pF / Rload = 5 kΩ	2			
	Startup time <sup>(1)</sup>	CDR[9:0] = 512	5		9	
	Output Voltage Range	(ADVREFP < VDDANA – 100mV) is mandatory	0		ADVREFP	
	ADVREFP Voltage Range <sup>(1)</sup>	(ADVREFP < VDDANA – 100mV) is mandatory	2.3		3.5	
	ADVREFN Voltage Range <sup>(1)</sup>	ADVREFP = GND		0		
	Stee dby Oursent(1)	On VDDANA			500	
	Standby Current	On VDDCORE			100	
		On VDDANA (no Rload)		485	660	
	DC Current consumption <sup>(1)</sup>	On ADVREFP		250	295	

#### Table 9-49. Operating conditions

1. These values are based on simulation. These values are not covered by test limits in production or characterization

(CDR[9:0] = 512)

2. These values are based on characterization. These values are not covered by test limits in production

#### 9.9.6 Analog Comparator Characteristics Table 9-50. Analog Comparator Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
	Positive input voltage range		0.1		VDDIO-0.1	N	
	Negative input voltage range		0.1		VDDIO-0.1		
(1)		$V_{ACREFN}$ =0.1V to VDDIO-0.1V, hysteresis = 0 <sup>(2)</sup> Fast mode	-12		13	mV	
	Offset <sup>(1)</sup>	$V_{ACREFN} = 0.1V$ to VDDIO-0.1V, hysteresis = $0^{(2)}$ Low power mode	-11		12	mV	



#### Maximum SPI Frequency, Master Output

The maximum SPI master output frequency is given by the following formula:

$$f_{SPCKMAX} = MIN(f_{PINMAX}, \frac{1}{SPIn}, \frac{f_{CLKSPI} \times 2}{9})$$

Where *SPIn* is the MOSI delay, USPI2 or USPI5 depending on CPOL and NCPHA.  $f_{PINMAX}$  is the maximum frequency of the SPI pins. refer to the I/O Pin Characteristics section for the maximum frequency of the pins.  $f_{CLKSPI}$  is the maximum frequency of the CLK\_SPI. Refer to the SPI chapter for a description of this clock.

#### Maximum SPI Frequency, Master Input

The maximum SPI master input frequency is given by the following formula:

USPI6-

MOSI

$$f_{SPCKMAX} = MIN(\frac{1}{SPIn + t_{VALID}}, \frac{f_{CLKSPI} \times 2}{9})$$

Where *SPIn* is the MISO setup and hold time, USPI0 + USPI1 or USPI3 + USPI4 depending on CPOL and NCPHA.  $T_{VALID}$  is the SPI slave response time. refer to the SPI slave datasheet for  $T_{VALID}$ .  $f_{CLKSPI}$  is the maximum frequency of the CLK\_SPI. Refer to the SPI chapter for a description of this clock.

#### 9.10.2.2 Slave mode



Figure 9-9.

**9-9.** USART in SPI Slave Mode with (CPOL= 0 and CPHA= 1) or (CPOL= 1 and CPHA= 0)

Figure 9-16. SPI Slave Mode, NPCS Timing



Table 9-63. SPI Timing, Slave Mode<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Мах	Units
SPI6	SPCK falling to MISO delay		19	47	
SPI7	MOSI setup time before SPCK rises		0		_
SPI8	MOSI hold time after SPCK rises		5.4		_
SPI9	SPCK rising to MISO delay	V <sub>VDDIO</sub> from	19	46	_
SPI10	MOSI setup time before SPCK falls	2.85V to 3.6V, maximum	0		
SPI11	MOSI hold time after SPCK falls	external	5.3		ns
SPI12	NPCS setup time before SPCK rises	40pF	4		_
SPI13	NPCS hold time after SPCK falls		2.5		
SPI14	NPCS setup time before SPCK falls		6		_
SPI15	NPCS hold time after SPCK rises		1.1		

Note: 1. These values are based on simulation. These values are not covered by test limits in production.

#### Maximum SPI Frequency, Slave Input Mode

The maximum SPI slave input frequency is given by the following formula:

$$f_{SPCKMAX} = MIN(f_{CLKSPI}, \frac{1}{SPIn})$$

Where *SPIn* is the MOSI setup and hold time, SPI7 + SPI8 or SPI10 + SPI11 depending on CPOL and NCPHA. $f_{CLKSPI}$  is the maximum frequency of the CLK\_SPI. Refer to the SPI chapter for a description of this clock.

#### Maximum SPI Frequency, Slave Output Mode

The maximum SPI slave output frequency is given by the following formula:

$$f_{SPCKMAX} = MIN(f_{PINMAX}, \frac{1}{SPIn + t_{SETUP}})$$



Where *SPIn* is the MISO delay, SPI6 or SPI9 depending on CPOL and NCPHA.  $t_{SETUP}$  is the SPI master setup time. refer to the SPI master datasheet for  $t_{SETUP}$ .  $f_{PINMAX}$  is the maximum frequency of the SPI pins. refer to the I/O Pin Characteristics section for the maximum frequency of the pins.

#### 9.10.4 TWIM/TWIS Timing

Figure 9-64 shows the TWI-bus timing requirements and the compliance of the device with them. Some of these requirements ( $t_r$  and  $t_f$ ) are met by the device without requiring user intervention. Compliance with the other requirements ( $t_{HD-STA}$ ,  $t_{SU-STA}$ ,  $t_{SU-STO}$ ,  $t_{HD-DAT}$ ,  $t_{SU-AT-TWI}$ ,  $t_{LOW-TWI}$ ,  $t_{HIGH}$ , and  $f_{TWCK}$ ) requires user intervention through appropriate programming of the relevant TWIM and TWIS user interface registers. refer to the TWIM and TWIS sections for more information.

		Minimum		Maxi	mum		
Symbol	Parameter	Mode	Requirement	Device	Requirement	Device	Unit
		Standard <sup>(1)</sup>	-		1000		
t <sub>r</sub>	TWCK and TWD rise time	Fast <sup>(1)</sup>	20 + 0	.1C <sub>b</sub>	30	00	ns
		Standard	-		30	00	
t <sub>f</sub>	TWCK and TWD fall time	Fast	20 + 0	.1C <sub>b</sub>	30	00	ns
		Standard	4				
t <sub>HD-STA</sub>	(Repeated) START hold time	Fast	0.6	t <sub>clkpb</sub>		-	μs
		Standard	4.7				
t <sub>SU-STA</sub>	(Repeated) START set-up time	Fast	0.6	t <sub>clkpb</sub>	-		μs
t <sub>SU-STO</sub> STOP set-up time		Standard	4.0	_			
	STOP set-up time	Fast	0.6	4t <sub>clkpb</sub>		-	μs
		Standard	tandard 0.3 <sup>(2)</sup>	_	3.45 <sup>()</sup>		
t <sub>HD-DAT</sub>	Data hold time	Fast		2t <sub>clkpb</sub>	0.9()	- 15t <sub>prescaled</sub> + t <sub>clkpb</sub>	μs
		Standard	250	_	-		
t <sub>SU-DAT-TWI</sub>	Data set-up time	Fast	100	2t <sub>clkpb</sub>			ns
t <sub>SU-DAT</sub>		-	-	t <sub>clkpb</sub>		-	-
		Standard	4.7				
t <sub>LOW-TWI</sub>	TWCK LOW period	Fast	1.3	4t <sub>clkpb</sub>		-	μs
t <sub>LOW</sub>		-	-	t <sub>clkpb</sub>	-		-
		Standard	4.0				
t <sub>HIGH</sub>	TWCK HIGH period	Fast	0.6	8t <sub>clkpb</sub>		-	μs
		Standard			100	1	
f <sub>TWCK</sub>	TWCK frequency	Fast	-		400	<sup>12t</sup> clkpb	kHz

**Table 9-64.**TWI-Bus Timing Requirements

Notes: 1. Standard mode:  $f_{TWCK} \le 100 \text{ kHz}$ ; fast mode:  $f_{TWCK} > 100 \text{ kHz}$ .



## ATSAM4L8/L4/L2

### 10.3 Soldering Profile

Table 10-35 gives the recommended soldering profile from J-STD-20.

Table	10-35.	Soldering	Profile

Profile Feature	Green Package
Average Ramp-up Rate (217°C to Peak)	3°C/s max
Preheat Temperature 175°C ±25°C	150-200°C
Time Maintained Above 217°C	60-150 s
Time within 5.C of Actual Peak Temperature	30 s
Peak Temperature Range	260°C
Ramp-down Rate	6°C/s max
Time 25 C to Peak Temperature	8 minutes max

A maximum of three reflow passes is allowed per component.



### 11. Ordering Information

Ordering Code	Flash (Kbytes)	RAM (Kbytes)	Package	Conditioning	Package Type	Temperature Operating Range
ATSAM4LC8CA-AU			TOFRICO	Tray		
ATSAM4LC8CA-AUR			IQFFIUU	Reel		
ATSAM4LC8CA-CFU	-			Tray		
ATSAM4LC8CA-CFUR			VFBGA100	Reel		
ATSAM4LC8BA-AU			64 TQFP64	Tray	Green	Industrial -40°C to 85°C
ATSAM4LC8BA-AUR	512	64		Reel		
ATSAM4LC8BA-MU				Tray		
ATSAM4LC8BA-MUR			QFIN04	Reel		
ATSAM4LC8BA-UUR	-		WLCSP64	Reel		
ATSAM4LC8AA-MU				Tray		
ATSAM4LC8AA-MUR				Reel		

 Table 11-1.
 ATSAM4LC8 Sub Serie Ordering Information

 Table 11-2.
 ATSAM4LC4 Sub Serie Ordering Information

Ordering Code	Flash (Kbytes)	RAM (Kbytes)	Package	Conditioning	Package Type	Temperature Operating Range					
ATSAM4LC4CA-AU-ES				ES		N/A					
ATSAM4LC4CA-AU			TQFP100	Tray		Industrial 40% to 05%					
ATSAM4LC4CA-AUR				Reel							
ATSAM4LC4CA-CFU				Tray		Industrial 40°C to 95°C					
ATSAM4LC4CA-CFUR			VFDGATUU	Reel							
ATSAM4LC4BA-AU-ES				ES		N/A					
ATSAM4LC4BA-AU			TQFP64	Tray		Industrial 40°C to 95°C					
ATSAM4LC4BA-AUR		256 22		Reel	Croop						
ATSAM4LC4BA-MU-ES	256			ES		N/A					
ATSAM4LC4BA-MU	200	200	250	200	250	200	52	QFN64	Tray	Green	Industrial 40°C to 95°C
ATSAM4LC4BA-MUR				Reel							
ATSAM4LC4BA-UUR			WLCSP64	Reel		Industrial -40°C to 85°C					
ATSAM4LC4AA-AU-ES				ES		N/A					
ATSAM4LC4AA-AU			TQFP48	Tray		Industrial 40%C to 85%C					
ATSAM4LC4AA-AUR	-			Reel							
ATSAM4LC4AA-MU-ES				ES		N/A					
ATSAM4LC4AA-MU			QFN48	Tray		Industrial -40°C to 85°C					
ATSAM4LC4AA-MUR				Reel							

### **Table of Contents**

	Summ	nary	1
	Featur	res	1
1	Description		
2	Overv	Overview	
	2.1	Block Diagram	5
	2.2	Configuration Summary	6
3	Package and Pinout		9
	3.1	Package	9
	3.2	Peripheral Multiplexing on I/O lines	19
	3.3	Signals Description	31
	3.4	I/O Line Considerations	34
4	Cortex	x-M4 processor and core peripherals	36
	4.1	Cortex-M4	
	4.2	System level interface	37
	4.3	Integrated configurable debug	37
	4.4	Cortex-M4 processor features and benefits summary	38
	4.5	Cortex-M4 core peripherals	
	4.6	Cortex-M4 implementations options	39
	4.7	Cortex-M4 Interrupts map	39
	4.8	Peripheral Debug	42
5	Memo	ries	43
	5.1	Product Mapping	43
	5.2	Embedded Memories	44
	5.3	Physical Memory Map	44
6	Power and Startup Considerations		46
	6.1	Power Domain Overview	46
	6.2	Power Supplies	
	6.3	Startup Considerations	53
	6.4	Power-on-Reset, Brownout and Supply Monitor	53
7	Low P	ower Techniques	55
	7.1	Power Save Modes	55
	7.2	Power Scaling	60

