




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                   |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                            |
| Core Processor             | ARM® Cortex®-M4                                                                                                                                                   |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                |
| Speed                      | 48MHz                                                                                                                                                             |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB                                                                                                              |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT                                                                                                      |
| Number of I/O              | 48                                                                                                                                                                |
| Program Memory Size        | 512KB (512K x 8)                                                                                                                                                  |
| Program Memory Type        | FLASH                                                                                                                                                             |
| EEPROM Size                | -                                                                                                                                                                 |
| RAM Size                   | 64K x 8                                                                                                                                                           |
| Voltage - Supply (Vcc/Vdd) | 1.68V ~ 3.6V                                                                                                                                                      |
| Data Converters            | A/D 7x12b; D/A 1x10b                                                                                                                                              |
| Oscillator Type            | Internal                                                                                                                                                          |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                 |
| Mounting Type              | Surface Mount                                                                                                                                                     |
| Package / Case             | 64-VFQFN Exposed Pad                                                                                                                                              |
| Supplier Device Package    | 64-QFN (9x9)                                                                                                                                                      |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/atsam4ls8ba-mur">https://www.e-xfl.com/product-detail/microchip-technology/atsam4ls8ba-mur</a> |

**Table 3-1.** 100-pin GPIO Controller Function Multiplexing (Sheet 2 of 4)

| QFN | VFBGA | QFN | VFBGA | Pin  | GPIO | Supply | GPIO Functions |              |              |              |                |             |              |
|-----|-------|-----|-------|------|------|--------|----------------|--------------|--------------|--------------|----------------|-------------|--------------|
|     |       |     |       |      |      |        | A              | B            | C            | D            | E              | F           | G            |
| 66  | J7    | 66  | J7    | PA16 | 16   | LCDA   | USART1 TXD     | TC0 CLK2     | EIC EXTINT1  | PARC PCDATA7 |                | LCDCA SEG8  | CATB SENSE11 |
| 67  | H6    | 67  | H6    | PA17 | 17   | LCDA   | USART2 RTS     | ABDACB DAC0  | EIC EXTINT2  | PARC PCCK    |                | LCDCA SEG9  | CATB SENSE12 |
| 76  | K10   | 76  | K10   | PA18 | 18   | LCDA   | USART2 CLK     | ABDACB DACN0 | EIC EXTINT3  | PARC PCEN1   |                | LCDCA SEG18 | CATB SENSE13 |
| 77  | J10   | 77  | J10   | PA19 | 19   | LCDA   | USART2 RXD     | ABDACB DAC1  | EIC EXTINT4  | PARC PCEN2   | SCIF GCLK0     | LCDCA SEG19 | CATB SENSE14 |
| 78  | H10   | 78  | H10   | PA20 | 20   | LCDA   | USART2 TXD     | ABDACB DACN1 | EIC EXTINT5  | GLOC IN0     | SCIF GCLK1     | LCDCA SEG20 | CATB SENSE15 |
| 91  | E9    | 91  | E9    | PA21 | 21   | LCDC   | SPI MISO       | USART1 CTS   | EIC EXTINT6  | GLOC IN1     | TWIM2 TWD      | LCDCA SEG34 | CATB SENSE16 |
| 92  | E10   | 92  | E10   | PA22 | 22   | LCDC   | SPI MOSI       | USART2 CTS   | EIC EXTINT7  | GLOC IN2     | TWIM2 TWCK     | LCDCA SEG35 | CATB SENSE17 |
| 95  | D6    | 95  | D6    | PA23 | 23   | LCDC   | SPI SCK        | TWIMS0 TWD   | EIC EXTINT8  | GLOC IN3     | SCIF GCLK IN0  | LCDCA SEG38 | CATB DIS     |
| 96  | D10   | 96  | D10   | PA24 | 24   | LCDC   | SPI NPCS0      | TWIMS0 TWCK  |              | GLOC OUT0    | SCIF GCLK IN1  | LCDCA SEG39 | CATB SENSE18 |
| 98  | D9    | 98  | D9    | PA25 | 25   | VDDIO  | USBC DM        | USART2 RXD   |              |              |                |             | CATB SENSE19 |
| 99  | C9    | 99  | C9    | PA26 | 26   | VDDIO  | USBC DP        | USART2 TXD   |              |              |                |             | CATB SENSE20 |
|     |       | 51  | K1    | PA27 | 27   | LCDA   | SPI MISO       | IISC ISCK    | ABDACB DAC0  | GLOC IN4     | USART3 RTS     |             | CATB SENSE0  |
|     |       | 52  | J1    | PA28 | 28   | LCDA   | SPI MOSI       | IISC ISDI    | ABDACB DACN0 | GLOC IN5     | USART3 CTS     |             | CATB SENSE1  |
|     |       | 53  | K2    | PA29 | 29   | LCDA   | SPI SCK        | IISC IWS     | ABDACB DAC1  | GLOC IN6     | USART3 CLK     |             | CATB SENSE2  |
|     |       | 56  | K4    | PA30 | 30   | LCDA   | SPI NPCS0      | IISC ISDO    | ABDACB DACN1 | GLOC IN7     | USART3 RXD     |             | CATB SENSE3  |
|     |       | 57  | K5    | PA31 | 31   | LCDA   | SPI NPCS1      | IISC IMCK    | ABDACB CLK   | GLOC OUT1    | USART3 TXD     |             | CATB DIS     |
| 20  | J3    | 20  | J3    | PB00 | 32   | VDDIN  | TWIMS1 TWD     | USART0 RXD   |              |              |                |             | CATB SENSE21 |
| 21  | D5    | 21  | D5    | PB01 | 33   | VDDIN  | TWIMS1 TWCK    | USART0 TXD   | EIC EXTINT0  |              |                |             | CATB SENSE22 |
| 22  | E5    | 22  | E5    | PB02 | 34   | VDDANA | ADCIFE AD3     | USART1 RTS   | ABDACB DAC0  | IISC ISCK    | ACIFC ACBN0    |             | CATB SENSE23 |
| 23  | C4    | 23  | C4    | PB03 | 35   | VDDANA | ADCIFE AD4     | USART1 CLK   | ABDACB DACN0 | IISC ISDI    | ACIFC ACBP0    |             | CATB DIS     |
| 28  | C1    | 28  | C1    | PB04 | 36   | VDDANA | ADCIFE AD5     | USART1 RXD   | ABDACB DAC1  | IISC ISDO    | DACC EXT TRIG0 |             | CATB SENSE24 |
| 29  | B1    | 29  | B1    | PB05 | 37   | VDDANA | ADCIFE AD6     | USART1 TXD   | ABDACB DACN1 | IISC IMCK    |                |             | CATB SENSE25 |
| 45  | G3    | 45  | G3    | PB06 | 38   | LCDA   | USART3 RTS     |              | GLOC IN4     | IISC IWS     |                | LCDCA SEG22 | CATB SENSE26 |
| 46  | H1    | 46  | H1    | PB07 | 39   | LCDA   | USART3 CTS     |              | GLOC IN5     | TC0 A0       |                | LCDCA SEG21 | CATB SENSE27 |

**Table 3-3.** 64-pin GPIO Controller Function Multiplexing for WLCSP package (Sheet 2 of 3)

| ATSAM4L8 | ATSAM4L4 | Pin  | GPIO | Supply | GPIO Functions |               |               |           |                |             |              |
|----------|----------|------|------|--------|----------------|---------------|---------------|-----------|----------------|-------------|--------------|
| WLCSP    | WLCSP    |      |      |        | A              | B             | C             | D         | E              | F           | G            |
| H3       | H3       | PA23 | 23   | LCDC   | SPI SCK        | TWIMS0 TWD    | EIC EXTINT8   | GLOC IN3  | SCIF GCLK IN0  | LCDCA SEG38 | CATB DIS     |
| G3       | G3       | PA24 | 24   | LCDC   | SPI NPCS0      | TWIMS0 TWCK   |               | GLOC OUT0 | SCIF GCLK IN1  | LCDCA SEG39 | CATB SENSE18 |
| H2       | H2       | PA25 | 25   | VDDIO  | USBC DM        | USART2 RXD    |               |           |                |             | CATB SENSE19 |
| G2       | G2       | PA26 | 26   | VDDIO  | USBC DP        | USART2 TXD    |               |           |                |             | CATB SENSE20 |
|          | A7       | PA27 | 27   | LCDA   | SPI MISO       | IISC ISCK     | ABDACB DAC0   | GLOC IN4  | USART3 RTS     |             | CATB SENSE0  |
|          | A6       | PA28 | 28   | LCDA   | SPI MOSI       | IISC ISDI     | ABDACB DACN0  | GLOC IN5  | USART3 CTS     |             | CATB SENSE1  |
|          | B8       | PA29 | 29   | LCDA   | SPI SCK        | IISC IWS      | ABDACB DAC1   | GLOC IN6  | USART3 CLK     |             | CATB SENSE2  |
|          | E8       | PA30 | 30   | LCDA   | SPI NPCS0      | IISC ISDO     | ABDACB DACN1  | GLOC IN7  | USART3 RXD     |             | CATB SENSE3  |
|          | F8       | PA31 | 31   | LCDA   | SPI NPCS1      | IISC IMCK     | ABDACB CLK    | GLOC OUT1 | USART3 TXD     |             | CATB DIS     |
| D2       | D2       | PB00 | 32   | VDDIN  | TWIMS1 TWD     | USART0 RXD    |               |           |                |             | CATB SENSE21 |
| C2       | C2       | PB01 | 33   | VDDIN  | TWIMS1 TWCK    | USART0 TXD    | EIC EXTINT0   |           |                |             | CATB SENSE22 |
| E3       | E3       | PB02 | 34   | VDDANA | ADCIFE AD3     | USART1 RTS    | ABDACB DAC0   | IISC ISCK | ACIFC ACBN0    |             | CATB SENSE23 |
| B1       | B1       | PB03 | 35   | VDDANA | ADCIFE AD4     | USART1 CLK    | ABDACB DACN0  | IISC ISDI | ACIFC ACBP0    |             | CATB DIS     |
| A1       | A1       | PB04 | 36   | VDDANA | ADCIFE AD5     | USART1 RXD    | ABDACB DAC1   | IISC ISDO | DACC EXT TRIG0 |             | CATB SENSE24 |
| D4       | D4       | PB05 | 37   | VDDANA | ADCIFE AD6     | USART1 TXD    | ABDACB DACN1  | IISC IMCK |                |             | CATB SENSE25 |
| B5       | B5       | PB06 | 38   | LCDA   | USART3 RTS     |               | GLOC IN4      | IISC IWS  |                | LCDCA SEG22 | CATB SENSE26 |
| C6       | C6       | PB07 | 39   | LCDA   | USART3 CTS     |               | GLOC IN5      | TC0 A0    |                | LCDCA SEG21 | CATB SENSE27 |
| D6       | D6       | PB08 | 40   | LCDA   | USART3 CLK     |               | GLOC IN6      | TC0 B0    |                | LCDCA SEG14 | CATB SENSE28 |
| E6       | E6       | PB09 | 41   | LCDA   | USART3 RXD     | PEVC PAD EVT2 | GLOC IN7      | TC0 A1    |                | LCDCA SEG15 | CATB SENSE29 |
| F6       | F6       | PB10 | 42   | LCDA   | USART3 TXD     | PEVC PAD EVT3 | GLOC OUT1     | TC0 B1    | SCIF GCLK0     | LCDCA SEG16 | CATB SENSE30 |
| H8       | H8       | PB11 | 43   | LCDA   | USART0 CTS     | SPI NPCS2     |               | TC0 A2    | SCIF GCLK1     | LCDCA SEG17 | CATB SENSE31 |
| D5       | D5       | PB12 | 44   | LCDC   | USART0 RTS     | SPI NPCS3     | PEVC PAD EVT0 | TC0 B2    | SCIF GCLK2     | LCDCA SEG32 | CATB DIS     |

**Table 3-4.** 48-pin GPIO Controller Function Multiplexing (Sheet 2 of 2)

| ATSAM4LC | ATSAM4LS | Pin  | GPIO | Supply | GPIO Functions |               |                 |              |                  |               |                 |
|----------|----------|------|------|--------|----------------|---------------|-----------------|--------------|------------------|---------------|-----------------|
|          |          |      |      |        | A              | B             | C               | D            | E                | F             | G               |
| 44       | 44       | PA24 | 24   | LCDC   | SPI<br>NPCS0   | TWIM0<br>TWCK |                 | GLOC<br>OUT0 | SCIF<br>GCLK IN1 | LCDC<br>SEG39 | CATB<br>SENSE18 |
| 46       | 46       | PA25 | 25   | VDDIO  | USBC<br>DM     | USART2<br>RXD |                 |              |                  |               | CATB<br>SENSE19 |
| 47       | 47       | PA26 | 26   | VDDIO  | USBC<br>DP     | USART2<br>TXD |                 |              |                  |               | CATB<br>SENSE20 |
|          | 25       | PA27 | 27   | LCDA   | SPI<br>MISO    | IISCK<br>ISCK | ABDACB<br>DAC0  | GLOC<br>IN4  | USART3<br>RTS    |               | CATB<br>SENSE0  |
|          | 26       | PA28 | 28   | LCDA   | SPI<br>MOSI    | IISCK<br>ISDI | ABDACB<br>DACN0 | GLOC<br>IN5  | USART3<br>CTS    |               | CATB<br>SENSE1  |
|          | 27       | PA29 | 29   | LCDA   | SPI<br>SCK     | IISCK<br>IWS  | ABDACB<br>DAC1  | GLOC<br>IN6  | USART3<br>CLK    |               | CATB<br>SENSE2  |
|          | 30       | PA30 | 30   | LCDA   | SPI<br>NPCS0   | IISCK<br>ISDO | ABDACB<br>DACN1 | GLOC<br>IN7  | USART3<br>RXD    |               | CATB<br>SENSE3  |
|          | 31       | PA31 | 31   | LCDA   | SPI<br>NPCS1   | IISCK<br>IMCK | ABDACB<br>CLK   | GLOC<br>OUT1 | USART3<br>TXD    |               | CATB<br>DIS     |

### 3.2.2 Peripheral Functions

Each GPIO line can be assigned to one of several peripheral functions. The following table describes how the various peripheral functions are selected. The last listed function has priority in case multiple functions are enabled on the same pin.

**Table 3-5.** Peripheral Functions

| Function                              | Description                               |
|---------------------------------------|-------------------------------------------|
| GPIO Controller Function multiplexing | GPIO and GPIO peripheral selection A to H |
| JTAG port connections                 | JTAG debug port                           |
| Oscillators                           | OSC0                                      |

### 3.2.3 JTAG Port Connections

If the JTAG is enabled, the JTAG will take control over a number of pins, irrespectively of the I/O Controller configuration.

**Table 3-6.** JTAG Pinout

| 48-pin<br>Packages | 64-pin<br>QFP/QFN | 64-pin<br>WLSCP | 100-pin<br>QFN | 100-ball<br>VFBGA | Pin<br>Name | JTAG<br>Pin |
|--------------------|-------------------|-----------------|----------------|-------------------|-------------|-------------|
| 10                 | 10                | E2              | 19             | B3                | PA03        | TMS         |
| 43                 | 59                | H3              | 95             | D6                | PA23        | TDO         |
| 44                 | 60                | G3              | 96             | D10               | PA24        | TDI         |
| 9                  | 9                 | F2              | 18             | B4                | TCK         | TCK         |


## 7. Low Power Techniques

The ATSAM4L8/L4/L2 supports multiple power configurations to allow the user to optimize its power consumption in different use cases. The Backup Power Manager (BPM) implements different solutions to reduce the power consumption:

- The Power Save modes intended to reduce the logic activity and to adapt the power configuration. See ["Power Save Modes" on page 55](#).
- The Power Scaling intended to scale the power configuration (voltage scaling of the regulator). See ["Power Scaling" on page 60](#).

These two techniques can be combined together.

**Figure 7-1.** Power Scaling and Power Save Mode Overview



### 7.1 Power Save Modes

Refer to [Section 6. "Power and Startup Considerations" on page 46](#) to get definition of the core and the backup domains.

## 8. Debug and Test

### 8.1 Features

- IEEE1149.1 compliant JTAG Debug Port
- Serial Wire Debug Port
- Boundary-Scan chain on all digital pins for board-level testing
- Direct memory access and programming capabilities through debug ports
- Flash Patch and Breakpoint (FPB) unit for implementing breakpoints and code patches
- Data Watchpoint and Trace (DWT) unit for implementing watchpoints, data tracing, and system profiling
- Instrumentation Trace Macrocell (ITM) for support of printf style debugging
- Chip Erase command and status
- Unlimited Flash User page read access
- Cortex-M4 core reset source
- CRC32 of any memory accessible through the bus matrix
- Debugger Hot Plugging

### 8.2 Overview

Debug and test features are made available to external tools by:


- The Enhanced Debug Port (EDP) embedding:
  - a Serial Wire Debug Port (SW-DP) part of the ARM coresight architecture
  - an IEEE 1149.1 JTAG Debug Port (JTAG-DP) part of the ARM coresight architecture
  - a supplementary IEEE 1149.1 JTAG TAP machine that implements the boundary scan feature
- The System Manager Access Port (SMAP) providing unlimited flash User page read access, CRC32 of any memory accessible through the bus matrix and Cortex-M4 core reset services
- The AHB Access Port (AHB-AP) providing Direct memory access, programming capabilities and standard debugging functions
- The Instrumentation Trace macrocell part of the ARM coresight architecture

For more information on ARM debug components, please refer to:

- ARMv7-M Architecture Reference Manual
- ARM Debug Interface v5.1 Architecture Specification document
- ARM CoreSight Architecture Specification
- ARM ETM Architecture Specification v3.5
- ARM Cortex-M4 Technical Reference Manual

## 8.3 Block diagram

**Figure 8-1.** Debug and Test Block Diagram




note: Boxes with a plain corner are SAM4L specific.

## 8.4 I/O Lines Description

Refer to [Section 1.1.4 "I/O Lines Description" on page 4](#).

### 8.7.3 Block Diagram

**Figure 8-3.** Enhanced Debug Port Block Diagram



### 8.7.4 I/O Lines Description

**Table 8-1.** I/O Lines Description

| Name         | JTAG Debug Port |                   | SWD Debug Port |                             |
|--------------|-----------------|-------------------|----------------|-----------------------------|
|              | Type            | Description       | Type           | Description                 |
| TCK/SWCLK    | I               | Debug Clock       | I              | Serial Wire Clock           |
| TDI          | I               | Debug Data in     | -              | NA                          |
| TDO/TRACESWO | O               | Debug Data Out    | O              | Trace asynchronous Data Out |
| TMS/SWDIO    | I               | Debug Mode Select | I/O            | Serial Wire Input/Output    |
| RESET_N      | I               | Reset             | I              | Reset                       |



**Table 8-4.** Instruction Description (Continued)

| Instruction     | Description                                                                                                    |
|-----------------|----------------------------------------------------------------------------------------------------------------|
| DR Size         | Shows the number of bits in the data register chain when this instruction is active.<br>Example: 32 bits       |
| DR input value  | Shows which bit pattern to shift into the data register in the Shift-DR state when this instruction is active. |
| DR output value | Shows the bit pattern shifted out of the data register in the Shift-DR state when this instruction is active.  |

## 8.7.14 JTAG Instructions

Refer to the ARM Debug Interface v5.1 Architecture Specification for more details on ABORT, DPACC, APACC and IDCOD instructions.

### 8.7.14.1 EXTEST

This instruction selects the boundary-scan chain as Data Register for testing circuitry external to the chip package. The contents of the latched outputs of the boundary-scan chain is driven out as soon as the JTAG IR-register is loaded with the EXTEST instruction.

Starting in Run-Test/Idle, the EXTEST instruction is accessed the following way:

1. Select the IR Scan path.
2. In Capture-IR: The IR output value is latched into the shift register.
3. In Shift-IR: The instruction register is shifted by the TCK input.
4. In Update-IR: The data from the boundary-scan chain is applied to the output pins.
5. Return to Run-Test/Idle.
6. Select the DR Scan path.
7. In Capture-DR: The data on the external pins is sampled into the boundary-scan chain.
8. In Shift-DR: The boundary-scan chain is shifted by the TCK input.
9. In Update-DR: The data from the scan chain is applied to the output pins.
10. Return to Run-Test/Idle.

**Table 8-5.** EXTEST Details

| Instructions    | Details                                          |
|-----------------|--------------------------------------------------|
| IR input value  | <b>0000</b> (0x0)                                |
| IR output value | p00s                                             |
| DR Size         | Depending on boundary-scan chain, see BSDL-file. |
| DR input value  | Depending on boundary-scan chain, see BSDL-file. |
| DR output value | Depending on boundary-scan chain, see BSDL-file. |

### 8.7.14.2 SAMPLE\_PRELOAD

This instruction takes a snap-shot of the input/output pins without affecting the system operation, and pre-loading the scan chain without updating the DR-latch. The boundary-scan chain is selected as Data Register.

Starting in Run-Test/Idle, the Device Identification register is accessed in the following way:

## 8.9 System Manager Access Port (SMAP)

Rev.: 1.0.0.0

### 8.9.1 Features


- Chip Erase command and status
- Cortex-M4 core reset source
- 32-bit Cyclic Redundancy check of any memory accessible through the bus matrix
- Unlimited Flash User page read access
- Chip identification register

### 8.9.2 Overview

The SMAP provides memory-related services and also Cortex-M4 core reset control to a debugger through the Debug Port. This makes possible to halt the CPU and program the device after reset.

### 8.9.3 Block Diagram

Figure 8-7. SMAP Block Diagram



### 8.9.4 Initializing the Module

The SMAP can be accessed only if the CPU clock is running and the SWJ-DP has been activated by issuing a CDBGPWRUP request. For more details, refer to the ARM Debug Interface v5.1 Architecture Specification.


Then it must be enabled by writing a one to the EN bit of the CR register (CR.EN) before writing or reading other registers. If the SMAP is not enabled it will discard any read or write operation.

### 8.9.5 Stopping the Module

To stop the module, the user must write a one to the DIS bit of the CR register (CR.DIS). All the user interface and internal registers will be cleared and the internal clock will be stopped.

Apply the TMS sequence 1, 1, 0 to re-enter the Run-Test/Idle state. The instruction is latched onto the parallel output from the shift register path in the Update-IR state. The Exit-IR, Pause-IR, and Exit2-IR states are only used for navigating the state machine.

**Figure 8-10.** Scanning in JTAG instruction



#### 8.11.5.2 Scanning in/out data

At the TMS input, apply the sequence 1, 0, 0 at the rising edges of TCK to enter the Shift Data Register - Shift-DR state. While in this state, upload the selected Data Register (selected by the present JTAG instruction in the JTAG Instruction Register) from the TDI input at the rising edge of TCK. In order to remain in the Shift-DR state, the TMS input must be held low. While the Data Register is shifted in from the TDI pin, the parallel inputs to the Data Register captured in the Capture-DR state is shifted out on the TDO pin.

Apply the TMS sequence 1, 1, 0 to re-enter the Run-Test/Idle state. If the selected Data Register has a latched parallel-output, the latching takes place in the Update-DR state. The Exit-DR, Pause-DR, and Exit2-DR states are only used for navigating the state machine.

As shown in the state diagram, the Run-Test/Idle state need not be entered between selecting JTAG instruction and using Data Registers.

#### 8.11.6 Boundary-Scan

The Boundary-Scan chain has the capability of driving and observing the logic levels on the digital I/O pins, as well as the boundary between digital and analog logic for analog circuitry having off-chip connections. At system level, all ICs having JTAG capabilities are connected serially by the TDI/TDO signals to form a long shift register. An external controller sets up the devices to drive values at their output pins, and observe the input values received from other devices. The controller compares the received data with the expected result. In this way, Boundary-Scan provides a mechanism for testing interconnections and integrity of components on Printed Circuits Boards by using the 4 TAP signals only.

The four IEEE 1149.1 defined mandatory JTAG instructions IDCODE, BYPASS, SAMPLE/PRELOAD, and EXTEST can be used for testing the Printed Circuit Board. Initial scanning of the data register path will show the ID-code of the device, since IDCODE is the default JTAG instruction. It may be desirable to have the device in reset during test mode. If not reset, inputs to the device may be determined by the scan operations, and the internal software may be in an undetermined state when exiting the test mode. Entering reset, the outputs of any Port Pin will instantly enter the high impedance state, making the HIGHZ instruction redundant. If needed, the BYPASS instruction can be issued to make the shortest possible scan chain through the device. The device can be set in the reset state by pulling the external RESET\_N pin low.

The EXTEST instruction is used for sampling external pins and loading output pins with data. The data from the output latch will be driven out on the pins as soon as the EXTEST instruction is loaded into the JTAG IR-register. Therefore, the SAMPLE/PRELOAD should also be used for setting initial values to the scan ring, to avoid damaging the board when issuing the EXTEST

## 9.4 Maximum Clock Frequencies

**Table 9-4.** Maximum Clock Frequencies in Power Scaling Mode 0/2 and RUN Mode

| Symbol       | Parameter              | Description                                                          | Max | Units |
|--------------|------------------------|----------------------------------------------------------------------|-----|-------|
| $f_{CPU}$    | CPU clock frequency    |                                                                      | 48  | MHz   |
| $f_{PBA}$    | PBA clock frequency    |                                                                      | 48  |       |
| $f_{PBB}$    | PBB clock frequency    |                                                                      | 48  |       |
| $f_{PBC}$    | PBC clock frequency    |                                                                      | 48  |       |
| $f_{PBD}$    | PBD clock frequency    |                                                                      | 48  |       |
| $f_{GCLK0}$  | GCLK0 clock frequency  | DPLLIF main reference, GCLK0 pin                                     | 50  |       |
| $f_{GCLK1}$  | GCLK1 clock frequency  | DPLLIF dithering and SSG reference, GCLK1 pin                        | 50  |       |
| $f_{GCLK2}$  | GCLK2 clock frequency  | AST, GCLK2 pin                                                       | 20  |       |
| $f_{GCLK3}$  | GCLK3 clock frequency  | CATB, GCLK3 pin                                                      | 50  |       |
| $f_{GCLK4}$  | GCLK4 clock frequency  | FLO and AESA                                                         | 50  |       |
| $f_{GCLK5}$  | GCLK5 clock frequency  | GLOC, TC0 and RC32KIFB_REF                                           | 80  |       |
| $f_{GCLK6}$  | GCLK6 clock frequency  | ABDACB and IISC                                                      | 50  |       |
| $f_{GCLK7}$  | GCLK7 clock frequency  | USBC                                                                 | 50  |       |
| $f_{GCLK8}$  | GCLK8 clock frequency  | TC1 and PEVC[0]                                                      | 50  |       |
| $f_{GCLK9}$  | GCLK9 clock frequency  | PLL0 and PEVC[1]                                                     | 50  |       |
| $f_{GCLK10}$ | GCLK10 clock frequency | ADCIFE                                                               | 50  |       |
| $f_{GCLK11}$ | GCLK11 clock frequency | Master generic clock. Can be used as source for other generic clocks | 150 |       |
| $f_{OSC0}$   | OSC0 output frequency  | Oscillator 0 in crystal mode                                         | 30  |       |
|              |                        | Oscillator 0 in digital clock mode                                   | 50  |       |
| $f_{PLL}$    | PLL output frequency   | Phase Locked Loop                                                    | 240 |       |
| $f_{DFLL}$   | DFLL output frequency  | Digital Frequency Locked Loop                                        | 220 |       |
| $f_{RC80M}$  | RC80M output frequency | Internal 80MHz RC Oscillator                                         | 80  |       |

**Table 9-6.** ATSAM4L4/2 Current consumption and Wakeup time for power scaling mode 0 and 2

| Mode      | Conditions                                    | T <sub>A</sub> | Typical Wakeup Time           | Typ  | Max <sup>(1)</sup> | Unit |
|-----------|-----------------------------------------------|----------------|-------------------------------|------|--------------------|------|
| SLEEP0    | Switching mode                                | 25°C           | 9 * Main clock cycles         | 3817 | 4033               | μA   |
|           |                                               | 85°C           |                               | 3934 | 4174               |      |
| SLEEP1    | Switching mode                                | 25°C           | 9 * Main clock cycles + 500ns | 2341 | 2477               |      |
|           |                                               | 85°C           |                               | 2437 | 2585               |      |
| SLEEP2    | Switching mode                                | 25°C           | 9 * Main clock cycles + 500ns | 1758 | 1862               |      |
|           |                                               | 85°C           |                               | 1847 | 1971               |      |
| SLEEP3    | Linear mode                                   | 25°C           |                               | 51   | 60                 |      |
| WAIT      | OSC32K and AST running<br>Fast wake-up enable |                | 1.5μs                         | 5.9  | 8.7                |      |
|           | OSC32K and AST stopped<br>Fast wake-up enable |                |                               | 4.7  | 7.6                |      |
| RETENTION | OSC32K running<br>AST running at 1kHz         |                | 1.5μs                         | 3.1  | 5.1                |      |
|           | AST and OSC32K stopped                        |                |                               | 2.2  | 4.2                |      |
| BACKUP    | OSC32K running<br>AST running at 1kHz         |                |                               | 1.5  | 3.1                |      |
|           | AST and OSC32K stopped                        |                |                               | 0.9  | 1.7                |      |

1. These values are based on characterization. These values are not covered by test limits in production.

**Table 9-7.** ATSAM4L8 Current consumption and Wakeup time for power scaling mode 0 and 2

| Mode | Conditions                                          | T <sub>A</sub> | Typical Wakeup Time | Typ | Max <sup>(1)</sup> | Unit   |
|------|-----------------------------------------------------|----------------|---------------------|-----|--------------------|--------|
| RUN  | CPU running a Fibonacci algorithm<br>Linear mode    | 25°C           | N/A                 | 319 | 343                | μA/MHz |
|      |                                                     | 85°C           |                     | 326 | 350                |        |
|      | CPU running a CoreMark algorithm<br>Linear mode     | 25°C           | N/A                 | 343 | 387                |        |
|      |                                                     | 85°C           |                     | 351 | 416                |        |
|      | CPU running a Fibonacci algorithm<br>Switching mode | 25°C           | N/A                 | 181 | 198                |        |
|      |                                                     | 85°C           |                     | 186 | 203                |        |
|      | CPU running a CoreMark algorithm<br>Switching mode  | 25°C           | N/A                 | 192 | 232                |        |
|      |                                                     | 85°C           |                     | 202 | 239                |        |

**Table 9-10.** Typical Power Consumption running CoreMark on CPU clock sources <sup>(1)</sup>

|                                                   |                                                              |                   |       |     |        |
|---------------------------------------------------|--------------------------------------------------------------|-------------------|-------|-----|--------|
| RCSYS<br>(MCSEL = 0)                              | Power scaling mode 1                                         | Switching<br>Mode | 0.115 | 978 | μA/MHz |
| OSC0<br>(MCSEL = 1)                               | Power scaling mode 1                                         |                   | 0.5   | 354 |        |
|                                                   | Power scaling mode 0                                         |                   | 12    | 114 |        |
|                                                   |                                                              |                   | 12    | 228 |        |
|                                                   |                                                              |                   | 30    | 219 |        |
| OSC0<br>(MCSEL = 1)<br>External Clock<br>(MODE=0) | Power scaling mode 1                                         |                   | 0.6   | 292 |        |
|                                                   | Power scaling mode 0                                         |                   | 12    | 111 |        |
|                                                   |                                                              |                   | 12    | 193 |        |
|                                                   |                                                              |                   | 50    | 194 |        |
| PLL<br>(MCSEL = 2)                                | Power scaling mode 2                                         |                   | 40    | 188 |        |
|                                                   | Input Freq = 4MHz from OSC0                                  |                   | 50    | 185 |        |
| DFLL<br>(MCSEL = 3)                               | Power scaling mode 0<br>Input Freq = 32kHz from OSC32K       |                   | 20    | 214 |        |
|                                                   | Power scaling mode 2<br>Input Freq = 32kHz from OSC32K       |                   | 50    | 195 |        |
| RC1M<br>(MCSEL = 4)                               | Power scaling mode 1                                         |                   | 1     | 267 |        |
| RCFAST<br>(MCSEL = 5)                             | Power scaling mode 1                                         |                   | 4     | 153 |        |
|                                                   | RCFAST frequency is configurable from 4 to 12MHz             |                   | 12    | 114 |        |
| RC80M<br>(MCSEL = 6)                              | Power scaling mode 2<br>f <sub>CPU</sub> = RC80M / 2 = 40MHz |                   | 40    | 211 |        |

1. These values are based on characterization. These values are not covered by test limits in production.

**Table 9-20.** High Drive TWI Pin Characteristics in GPIO configuration <sup>(1)</sup>

| Symbol                | Parameter                                | Conditions | Min                                            | Typ | Max                    | Units |
|-----------------------|------------------------------------------|------------|------------------------------------------------|-----|------------------------|-------|
| R <sub>PULLUP</sub>   | Pull-up resistance <sup>(2)</sup>        |            |                                                | 40  |                        | kΩ    |
| R <sub>PULLDOWN</sub> | Pull-up resistance <sup>(2)</sup>        |            |                                                | 40  |                        | kΩ    |
| V <sub>IL</sub>       | Input low-level voltage                  |            | -0.3                                           |     | 0.2 * V <sub>VDD</sub> | V     |
| V <sub>IH</sub>       | Input high-level voltage                 |            | 0.8 * V <sub>VDD</sub>                         |     | V <sub>VDD</sub> + 0.3 |       |
| V <sub>OL</sub>       | Output low-level voltage                 |            |                                                |     | 0.4                    |       |
| V <sub>OH</sub>       | Output high-level voltage                |            | V <sub>VDD</sub> - 0.4                         |     |                        |       |
| I <sub>OL</sub>       | Output low-level current <sup>(3)</sup>  | ODCR0=0    | 1.68V<V <sub>VDD</sub> <2.7V                   |     | 3.4                    | mA    |
|                       |                                          |            | 2.7V<V <sub>VDD</sub> <3.6V                    |     | 6                      |       |
|                       |                                          | ODCR0=1    | 1.68V<V <sub>VDD</sub> <2.7V                   |     | 5.2                    | mA    |
|                       |                                          |            | 2.7V<V <sub>VDD</sub> <3.6V                    |     | 8                      |       |
| I <sub>OH</sub>       | Output high-level current <sup>(3)</sup> | ODCR0=0    | 1.68V<V <sub>VDD</sub> <2.7V                   |     | 3.4                    | mA    |
|                       |                                          |            | 2.7V<V <sub>VDD</sub> <3.6V                    |     | 6                      |       |
|                       |                                          | ODCR0=1    | 1.68V<V <sub>VDD</sub> <2.7V                   |     | 5.2                    | mA    |
|                       |                                          |            | 2.7V<V <sub>VDD</sub> <3.6V                    |     | 8                      |       |
| t <sub>RISE</sub>     | Rise time <sup>(2)</sup>                 | OSRR0=0    | ODCR0=0                                        | 18  |                        | ns    |
|                       |                                          | OSRR0=1    | 1.68V<V <sub>VDD</sub> <2.7V,<br>Clload = 25pF | 110 |                        |       |
|                       |                                          | OSRR0=0    | ODCR0=0                                        | 10  |                        | ns    |
|                       |                                          | OSRR0=1    | 2.7V<V <sub>VDD</sub> <3.6V,<br>Clload = 25pF  | 50  |                        |       |
| t <sub>FALL</sub>     | Fall time <sup>(2)</sup>                 | OSRR0=0    | ODCR0=0                                        | 19  |                        | ns    |
|                       |                                          | OSRR0=1    | 1.68V<V <sub>VDD</sub> <2.7V,<br>Clload = 25pF | 140 |                        |       |
|                       |                                          | OSRR0=0    | ODCR0=0                                        | 12  |                        | ns    |
|                       |                                          | OSRR0=1    | 2.7V<V <sub>VDD</sub> <3.6V,<br>Clload = 25pF  | 63  |                        |       |

1. V<sub>VDD</sub> corresponds to either V<sub>VDDIN</sub> or V<sub>VDDIO</sub>, depending on the supply for the pin. Refer to [Section 3-5 on page 13](#) for details
2. These values are based on simulation. These values are not covered by test limits in production or characterization
3. These values are based on characterization. These values are not covered by test limits in production

**Table 9-21.** Common High Drive TWI Pin Characteristics

| Symbol            | Parameter                            | Conditions                 | Min | Typ  | Max | Units |
|-------------------|--------------------------------------|----------------------------|-----|------|-----|-------|
| I <sub>LEAK</sub> | Input leakage current <sup>(1)</sup> | Pull-up resistors disabled |     | 0.01 | 2   | μA    |
| C <sub>IN</sub>   | Input capacitance <sup>(1)</sup>     |                            |     | 10   |     | pF    |

1. These values are based on simulation. These values are not covered by test limits in production or characterization

## 9.7 Oscillator Characteristics

### 9.7.1 Oscillator 0 (OSC0) Characteristics

#### 9.7.1.1 Digital Clock Characteristics

The following table describes the characteristics for the oscillator when a digital clock is applied on XIN.

**Table 9-22.** Digital Clock Characteristics

| Symbol        | Parameter                           | Conditions | Min | Typ | Max | Units  |
|---------------|-------------------------------------|------------|-----|-----|-----|--------|
| $f_{CPXIN}$   | XIN clock frequency <sup>(1)</sup>  |            |     |     | 50  | MHz    |
| $t_{CPXIN}$   | XIN clock duty cycle <sup>(1)</sup> |            | 40  |     | 60  | %      |
| $t_{STARTUP}$ | Startup time                        |            |     | N/A |     | cycles |

1. These values are based on simulation. These values are not covered by test limits in production or characterization.

#### 9.7.1.2 Crystal Oscillator Characteristics

The following table describes the characteristics for the oscillator when a crystal is connected between XIN and XOUT as shown in [Figure 9-3](#). The user must choose a crystal oscillator where the crystal load capacitance  $C_L$  is within the range given in the table. The exact value of  $C_L$  can be found in the crystal datasheet. The capacitance of the external capacitors ( $C_{LEXT}$ ) can then be computed as follows:

$$C_{LEXT} = 2(C_L - C_{STRAY} - C_{SHUNT})$$

where  $C_{STRAY}$  is the capacitance of the pins and PCB,  $C_{SHUNT}$  is the shunt capacitance of the crystal.

**Table 9-23.** Crystal Oscillator Characteristics

| Symbol    | Parameter                                           | Conditions                                                                 | Min | Typ | Max   | Unit     |
|-----------|-----------------------------------------------------|----------------------------------------------------------------------------|-----|-----|-------|----------|
| $f_{OUT}$ | Crystal oscillator frequency <sup>(1)</sup>         |                                                                            | 0.6 |     | 30    | MHz      |
| ESR       | Crystal Equivalent Series Resistance <sup>(2)</sup> | $f = 0.455\text{MHz}$ , $C_{LEXT} = 100\text{pF}$<br>SCIF.OSCCTRL.GAIN = 0 |     |     | 17000 | $\Omega$ |
|           |                                                     | $f = 2\text{MHz}$ , $C_{LEXT} = 20\text{pF}$<br>SCIF.OSCCTRL.GAIN = 0      |     |     | 2000  |          |
|           |                                                     | $f = 4\text{MHz}$ , $C_{LEXT} = 20\text{pF}$<br>SCIF.OSCCTRL.GAIN = 1      |     |     | 1500  |          |
|           |                                                     | $f = 8\text{MHz}$ , $C_{LEXT} = 20\text{pF}$<br>SCIF.OSCCTRL.GAIN = 2      |     |     | 300   |          |
|           |                                                     | $f = 16\text{MHz}$ , $C_{LEXT} = 20\text{pF}$<br>SCIF.OSCCTRL.GAIN = 3     |     |     | 350   |          |
|           |                                                     | $f = 30\text{MHz}$ , $C_{LEXT} = 18\text{pF}$<br>SCIF.OSCCTRL.GAIN = 4     |     |     | 45    |          |



- These values are based on simulation. These values are not covered by test limits in production or characterization.

**Table 9-35.** Flash Endurance and Data Retention <sup>(1)</sup>

| Symbol              | Parameter                                   | Conditions                           | Min  | Typ | Max | Unit   |
|---------------------|---------------------------------------------|--------------------------------------|------|-----|-----|--------|
| $N_{\text{FARRAY}}$ | Array endurance (write/page)                | $f_{\text{CLK\_AHB}} > 10\text{MHz}$ | 100k |     |     | cycles |
| $N_{\text{FFUSE}}$  | General Purpose fuses endurance (write/bit) | $f_{\text{CLK\_AHB}} > 10\text{MHz}$ | 10k  |     |     |        |
| $t_{\text{RET}}$    | Data retention                              |                                      | 15   |     |     | years  |

- These values are based on simulation. These values are not covered by test limits in production or characterization.

### 9.9.5 Digital to Analog Converter Characteristics

**Table 9-49.** Operating conditions

| Symbol | Parameter                                 | Conditions                                   | Min  | Typ | Max     | Units |
|--------|-------------------------------------------|----------------------------------------------|------|-----|---------|-------|
|        | Analog Supply Voltage <sup>(1)</sup>      | on VDDANA                                    | 2.4  | 3   | 3.6     | V     |
|        | Digital Supply Voltage <sup>(1)</sup>     | on VDDCORE                                   | 1.62 | 1.8 | 1.98    | V     |
|        | Resolution <sup>(2)</sup>                 |                                              |      | 10  |         | bits  |
|        | Clock frequency <sup>(1)</sup>            | Cload = 50pF ; Rload = 5kΩ                   |      |     | 500     | kHz   |
|        | Load <sup>(1)</sup>                       | CLoad                                        |      |     | 50      | pF    |
|        |                                           | RLoad                                        | 5    |     |         | kΩ    |
| INL    | Integral Non Linearity <sup>(1)</sup>     | Best fit-line method                         |      |     | ±2      | LSBs  |
| DNL    | Differential Non Linearity <sup>(1)</sup> | Best fit-line method                         | -0.9 |     | +1      | LSBs  |
|        | Zero Error (offset) <sup>(1)</sup>        | CDR[9:0] = 0                                 |      | 1   | 5       | mV    |
|        | Gain Error <sup>(1)</sup>                 | CDR[9:0] = 1023                              |      | 5   | 10      | mV    |
|        | Total Harmonic Distortion <sup>(1)</sup>  | 80% of VDDANA @ fin = 70kHz                  | -56  |     | 7       | dB    |
|        | Delay to vout <sup>(1)</sup>              | CDR[9:0] = 512/ Cload = 50 pF / Rload = 5 kΩ | 2    |     |         | μs    |
|        | Startup time <sup>(1)</sup>               | CDR[9:0] = 512                               | 5    |     | 9       | μs    |
|        | Output Voltage Range                      | (ADVREFP < VDDANA – 100mV) is mandatory      | 0    |     | ADVREFP | V     |
|        | ADVREFP Voltage Range <sup>(1)</sup>      | (ADVREFP < VDDANA – 100mV) is mandatory      | 2.3  |     | 3.5     | V     |
|        | ADVREFN Voltage Range <sup>(1)</sup>      | ADVREFP = GND                                |      | 0   |         | V     |
|        | Standby Current <sup>(1)</sup>            | On VDDANA                                    |      |     | 500     | nA    |
|        |                                           | On VDDCORE                                   |      |     | 100     |       |
|        | DC Current consumption <sup>(1)</sup>     | On VDDANA (no Rload)                         |      | 485 | 660     | μA    |
|        |                                           | On ADVREFP (CDR[9:0] = 512)                  |      | 250 | 295     |       |

1. These values are based on simulation. These values are not covered by test limits in production or characterization


2. These values are based on characterization. These values are not covered by test limits in production

### 9.9.6 Analog Comparator Characteristics

**Table 9-50.** Analog Comparator Characteristics

| Symbol | Parameter                    | Conditions                                                                                | Min | Typ | Max       | Units |
|--------|------------------------------|-------------------------------------------------------------------------------------------|-----|-----|-----------|-------|
|        | Positive input voltage range |                                                                                           | 0.1 |     | VDDIO-0.1 | V     |
|        | Negative input voltage range |                                                                                           | 0.1 |     | VDDIO-0.1 |       |
|        | Offset <sup>(1)</sup>        | V <sub>ACREFN</sub> = 0.1V to VDDIO-0.1V, hysteresis = 0 <sup>(2)</sup><br>Fast mode      | -12 |     | 13        | mV    |
|        |                              | V <sub>ACREFN</sub> = 0.1V to VDDIO-0.1V, hysteresis = 0 <sup>(2)</sup><br>Low power mode | -11 |     | 12        | mV    |

**Figure 10-9.** TQFP-48 (ATSAM4LC4/2 and ATSAM4LS4/2 Only) Package Drawing



**Table 10-26.** Device and Package Maximum Weight

|     |    |
|-----|----|
| 140 | mg |
|-----|----|

**Table 10-27.** Package Characteristics

|                            |      |
|----------------------------|------|
| Moisture Sensitivity Level | MSL3 |
|----------------------------|------|

**Table 10-28.** Package Reference

|                         |        |
|-------------------------|--------|
| JEDEC Drawing Reference | MS-026 |
| JESD97 Classification   | E3     |

### 10.3 Soldering Profile

Table 10-35 gives the recommended soldering profile from J-STD-20.

**Table 10-35.** Soldering Profile

| Profile Feature                            | Green Package |
|--------------------------------------------|---------------|
| Average Ramp-up Rate (217°C to Peak)       | 3°C/s max     |
| Preheat Temperature 175°C ±25°C            | 150-200°C     |
| Time Maintained Above 217°C                | 60-150 s      |
| Time within 5°C of Actual Peak Temperature | 30 s          |
| Peak Temperature Range                     | 260°C         |
| Ramp-down Rate                             | 6°C/s max     |
| Time 25°C to Peak Temperature              | 8 minutes max |

A maximum of three reflow passes is allowed per component.

## Table of Contents

|          |                                                   |           |
|----------|---------------------------------------------------|-----------|
|          | <b>Summary</b>                                    | <b>1</b>  |
|          | <b>Features</b>                                   | <b>1</b>  |
| <b>1</b> | <b>Description</b>                                | <b>3</b>  |
| <b>2</b> | <b>Overview</b>                                   | <b>5</b>  |
| 2.1      | Block Diagram                                     | 5         |
| 2.2      | Configuration Summary                             | 6         |
| <b>3</b> | <b>Package and Pinout</b>                         | <b>9</b>  |
| 3.1      | Package                                           | 9         |
| 3.2      | Peripheral Multiplexing on I/O lines              | 19        |
| 3.3      | Signals Description                               | 31        |
| 3.4      | I/O Line Considerations                           | 34        |
| <b>4</b> | <b>Cortex-M4 processor and core peripherals</b>   | <b>36</b> |
| 4.1      | Cortex-M4                                         | 36        |
| 4.2      | System level interface                            | 37        |
| 4.3      | Integrated configurable debug                     | 37        |
| 4.4      | Cortex-M4 processor features and benefits summary | 38        |
| 4.5      | Cortex-M4 core peripherals                        | 38        |
| 4.6      | Cortex-M4 implementations options                 | 39        |
| 4.7      | Cortex-M4 Interrupts map                          | 39        |
| 4.8      | Peripheral Debug                                  | 42        |
| <b>5</b> | <b>Memories</b>                                   | <b>43</b> |
| 5.1      | Product Mapping                                   | 43        |
| 5.2      | Embedded Memories                                 | 44        |
| 5.3      | Physical Memory Map                               | 44        |
| <b>6</b> | <b>Power and Startup Considerations</b>           | <b>46</b> |
| 6.1      | Power Domain Overview                             | 46        |
| 6.2      | Power Supplies                                    | 48        |
| 6.3      | Startup Considerations                            | 53        |
| 6.4      | Power-on-Reset, Brownout and Supply Monitor       | 53        |
| <b>7</b> | <b>Low Power Techniques</b>                       | <b>55</b> |
| 7.1      | Power Save Modes                                  | 55        |
| 7.2      | Power Scaling                                     | 60        |