E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | I ² C, SPI, UART/USART, USB |
| Peripherals | DMA, I ² S, LCD, LVD, POR, PWM, WDT |
| Number of I/O | 50 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V |
| Data Converters | A/D 16x16b; D/A 1x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl43z128vlh4 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Operating Characteristics

- Voltage range: 1.71 to 3.6 V
- Flash write voltage range: 1.71 to 3.6 V
- Temperature range: -40 to 105 °C

Packages

- 64 LQFP 10mm x 10mm, 0.5mm pitch, 1.6mm thickness
- 64 MAPBGA 5mm x 5mm, 0.5mm pitch, 1.23mm thickness

Low Power

- Down to 54uA/MHz in very low power run mode
- Down to 1.96uA in VLLS3 mode (RAM + RTC retained)
- Six flexible static modes

Timers

- One 6-channel Timer/PWM module
- Two 2-channel Timer/PWM modules
- One low-power timer
- Periodic interrupt timer
- Real time clock

Security and Integrity

- 80-bit unique identification number per chip
- · Advanced flash security

I/O

• Up to 50 general-purpose input/output pins (GPIO) and 6 high-drive pad

Ordering Information

| Product | | Memory | | Package | | IO and ADC channel | | |
|---------------|---------------------------|---------------|--------------|--------------|---------|--------------------|--------------------------------|----------------------------|
| Part number | Marking (Line1/ Line2) | Flash (KB) | SRAM (KB) | Pin count | Package | GPIOs | GPIOs (INT/HD) ¹ | ADC channels (SE/DP) |
| MKL43Z128VLH4 | MKL43Z128V//LH4 | 128 | 16 | 64 | LQFP | 50 | 31/6 | 16/2 |
| MKL43Z256VLH4 | MKL43Z256V//LH4 | 256 | 32 | 64 | LQFP | 50 | 31/6 | 16/2 |
| MKL43Z128VMP4 | M43P7V | 128 | 16 | 64 | MAPBGA | 50 | 31/6 | 16/2 |
| MKL43Z256VMP4 | M43P8V | 256 | 32 | 64 | MAPBGA | 50 | 31/6 | 16/2 |

1. INT: interrupt pin numbers; HD: high drive pin numbers

Related Resources

| Туре | Description | Resource |
|---------------------|--|--|
| Selector Guide | The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector. | Solution Advisor |
| Product Brief | The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability. | KLX3PB ¹ |
| Reference Manual | The Reference Manual contains a comprehensive description of the structure and function (operation) of a device. | KL43P64M48SF6RM ¹ |
| Data Sheet | The Data Sheet includes electrical characteristics and signal connections. | This document. |
| Chip Errata | The chip mask set Errata provides additional or corrective information for a particular device mask set. | KINETIS_L_1N71K ¹ |
| Package drawing | Package dimensions are provided in package drawings. | 64-LQFP: 98ASS23234W ¹ 64 MAPBGA: 98ASA00420D ¹ |

1. To find the associated resource, go to http://www.freescale.com and perform a search using this term.



1 Ratings

1.1 Thermal handling ratings

Table 1. Thermal handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T _{STG} | Storage temperature | -55 | 150 | °C | 1 |
| T _{SDR} | Solder temperature, lead-free | _ | 260 | °C | 2 |

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

1.2 Moisture handling ratings

Table 2. Moisture handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL | Moisture sensitivity level | | 3 | | 1 |

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

1.3 ESD handling ratings

Table 3. ESD handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|---|-------|-------|------|-------|
| V _{HBM} | Electrostatic discharge voltage, human body model | -2000 | +2000 | V | 1 |
| V _{CDM} | Electrostatic discharge voltage, charged-device model | -500 | +500 | V | 2 |
| I _{LAT} | Latch-up current at ambient temperature of 105 °C | -100 | +100 | mA | 3 |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.



2.2 Nonswitching electrical specifications

2.2.1 Voltage and current operating requirements Table 5. Voltage and current operating requirements

| Symbol | Description | Min. | Max. | Unit | Notes |
|---------------------|--|----------------------|----------------------|------|-------|
| V _{DD} | Supply voltage | 1.71 | 3.6 | V | |
| V _{DDA} | Analog supply voltage | 1.71 | 3.6 | V | |
| $V_{DD} - V_{DDA}$ | V _{DD} -to-V _{DDA} differential voltage | -0.1 | 0.1 | V | |
| $V_{SS} - V_{SSA}$ | V _{SS} -to-V _{SSA} differential voltage | -0.1 | 0.1 | V | |
| V _{IH} | Input high voltage | | | | |
| | • 2.7 V \leq V _{DD} \leq 3.6 V | $0.7 \times V_{DD}$ | — | V | |
| | • $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$ | $0.75 \times V_{DD}$ | — | V | |
| V _{IL} | Input low voltage | | | | |
| | • 2.7 V \leq V _{DD} \leq 3.6 V | _ | $0.35 \times V_{DD}$ | V | |
| | • $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$ | _ | $0.3 \times V_{DD}$ | V | |
| V _{HYS} | Input hysteresis | $0.06 \times V_{DD}$ | | V | |
| I _{ICIO} | IO pin negative DC injection current — single pin • V _{IN} < V _{SS} -0.3V | -3 | _ | mA | 1 |
| I _{ICcont} | Contiguous pin DC injection current —regional limit, includes sum of negative injection currents of 16 contiguous pins • Negative current injection | -25 | _ | mA | |
| V _{ODPU} | Open drain pullup voltage level | V _{DD} | V _{DD} | V | 2 |
| V _{RAM} | V _{DD} voltage required to retain RAM | 1.2 | _ | V | |

- All I/O pins are internally clamped to V_{SS} through a ESD protection diode. There is no diode connection to V_{DD}. If V_{IN} greater than V_{IO_MIN} (= V_{SS}-0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R = (V_{IO_MIN} V_{IN})/II_{ICIO}I.
- 2. Open drain outputs must be pulled to V_{DD} .

2.2.2 LVD and POR operating requirements

Table 6. V_{DD} supply LVD and POR operating requirements

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|------------------|--|------|------|------|------|-------|
| V _{POR} | Falling V _{DD} POR detect voltage | 0.8 | 1.1 | 1.5 | V | — |



| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|---|------|-------|------|-------|
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 5 mA • 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 1.5 mA | _ | 0.5 | V | |
| V _{OL} | Output low voltage — high drive pad | | | | 1 |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 18 mA | | 0.5 | V | |
| | • $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OL}} = 6 \text{ mA}$ | — | 0.5 | V | |
| I _{OLT} | Output low current total for all ports | | 100 | mA | |
| I _{IN} | Input leakage current (per pin) for full temperature range | — | 1 | μA | 2 |
| I _{IN} | Input leakage current (per pin) at 25 °C | | 0.025 | μA | 2 |
| I _{IN} | Input leakage current (total all pins) for full temperature range | — | 64 | μA | 2 |
| I _{OZ} | Hi-Z (off-state) leakage current (per pin) | _ | 1 | μA | |
| R _{PU} | Internal pullup resistors | 20 | 50 | kΩ | 3 |

| Table 7. | Voltage and current o | perating behaviors | (continued) |
|----------|-----------------------|--------------------|-------------|
| | | | (|

- 1. PTB0, PTB1, PTC3, PTC4, PTD6, and PTD7 I/O have both high drive and normal drive capability selected by the associated PTx_PCRn[DSE] control bit. All other GPIOs are normal drive only.
- 2. Measured at $V_{DD} = 3.6$ V
- 3. Measured at V_{DD} supply voltage = V_{DD} min and Vinput = V_{SS}

2.2.4 Power mode transition operating behaviors

All specifications except t_{POR} and VLLSx \rightarrow RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- HIRC clock mode

Table 8. Power mode transition operating behaviors

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|------------------|---|------|------|------|------|-------|
| t _{POR} | After a POR event, amount of time from the point V_{DD} reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip. | _ | _ | 300 | μs | 1 |
| | • VLLS0 \rightarrow RUN | _ | 152 | 166 | μs | |
| | • VLLS1 → RUN | | 152 | 166 | μs | |
| | • VLLS3 → RUN | | 93 | 104 | μs | |





| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|--------|--------------------------------|------|------|------|------|-------|
| | • LLS \rightarrow RUN | | | | | |
| | | — | 7.5 | 8 | μs | |
| | VLPS → RUN | | | | | |
| | | — | 7.5 | 8 | μs | |
| | STOP → RUN | | | | | |
| | | | 7.5 | 8 | μs | |

 Table 8. Power mode transition operating behaviors (continued)

1. Normal boot (FTFA_FOPT[LPBOOT]=11)

2.2.5 Power consumption operating behaviors

The maximum values stated in the following table represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

NOTE

The while (1) test is executed with flash cache enabled.

| Table 9. | Power consumption operating behaviors |
|----------|---------------------------------------|
|----------|---------------------------------------|

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-----------------------|--|------|------|----------|------|-------|
| I _{DDA} | Analog supply current | | | See note | mA | 1 |
| I _{DD_RUNCO} | Running CoreMark in flash in compute operation mode—48M HIRC mode, 48 MHz core / 24 MHz flash, V_{DD} = 3.0 V | | | | | 2 |
| | • at 25 °C | _ | 5.76 | 6.40 | mA | |
| | • at 105 °C | — | 6.04 | 6.68 | | |
| I _{DD_RUNCO} | Running While(1) loop in flash in compute operation mode—48M HIRC mode, 48 MHz core / 24 MHz flash, V _{DD} = 3.0 V | | | | | |
| | • at 25 °C | — | 3.21 | 3.85 | mA | |
| | • at 105 °C | | 3.49 | 4.13 | | |
| I _{DD_RUN} | Run mode current—48M HIRC mode, running CoreMark in Flash all peripheral clock disable 48 MHz core/24 MHz flash, V_{DD} = 3.0 V | | | | | 2 |
| | • at 25 °C | — | 6.45 | 7.09 | mA | |
| | • at 105 °C | — | 6.75 | 7.39 | | |
| I _{DD_RUN} | Run mode current—48M HIRC mode, running CoreMark in flash all peripheral clock disable, 24 MHz core/12 MHz flash, V_{DD} = 3.0 V | | | | | 2 |
| | | — | 3.95 | 4.59 | | |
| | | — | 4.23 | 4.87 | mA | |



| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|------------------------|--|------|--------|--------|------|-------|
| | disable, 125 kHz core / 31.25 kHz flash, V _{DD} = 3.0 V • at 25 °C | — | 50 | 131 | μA | |
| I _{DD_VLPR} | Very-low-power run mode current—2 MHz LIRC mode, While(1) loop in SRAM all peripheral clock enable, 2 MHz core / 0.5 MHz flash, V _{DD} = 3.0 V • at 25 °C | _ | 208 | 289 | μΑ | |
| I _{DD_WAIT} | Wait mode current—core disabled, 48 MHz system/24 MHz bus, flash disabled (flash doze enabled), all peripheral clocks disabled, MCG_Lite under HIRC mode, V _{DD} = 3.0 V | _ | 1.81 | 1.89 | mA | |
| I _{DD_WAIT} | Wait mode current—core disabled, 24 MHz system/12 MHz bus, flash disabled (flash doze enabled), all peripheral clocks disabled, MCG_Lite under HIRC mode, V _{DD} = 3.0 V | | 1.22 | 1.39 | mA | |
| I _{DD_VLPW} | Very-low-power wait mode current, core disabled, 4 MHz system/ 1 MHz bus and flash, all peripheral clocks disabled, $V_{DD} = 3.0 V$ | — | 172 | 182 | μA | |
| I _{DD_VLPW} | Very-low-power wait mode current, core disabled, 2 MHz system/ 0.5 MHz bus and flash, all peripheral clocks disabled, $V_{DD} = 3.0 V$ | | 69 | 76 | μΑ | |
| I _{DD_VLPW} | Very-low-power wait mode current, core disabled, 125 kHz system/ 31.25 kHz bus and flash, all peripheral clocks disabled, V_{DD} = 3.0 V | — | 36 | 40 | μA | |
| I _{DD_PSTOP2} | Partial Stop 2, core and system clock disabled, 12 MHz bus and flash, $V_{DD} = 3.0 V$ | | | | | |
| | | _ | 1.81 | 2.06 | mA | |
| I _{DD_PSTOP2} | Partial Stop 2, core and system clock disabled, flash doze enabled, 12 MHz bus, $V_{DD} = 3.0 \text{ V}$ | | | | | |
| | | _ | 1.00 | 1.25 | mA | |
| I _{DD_STOP} | Stop mode current at 3.0 V • at 25 °C and below | _ | 161.93 | 171.82 | | |
| | • at 50 °C | _ | 181.45 | 191.96 | | |
| | • at 85 °C | _ | 236.29 | 271.17 | μA | |
| | • at 105 °C | | 390.33 | 465.58 | | |
| I _{DD_VLPS} | Very-low-power stop mode current at 3.0 V • at 25 °C and below | | 3.31 | 5.14 | | |
| | • at 50 °C | _ | 10.43 | 17.68 | | |
| | • at 85 °C | _ | 34.14 | 61.06 | μA | |
| | • at 105 °C | _ | 104.38 | 164.44 | | |
| I _{DD_VLPS} | Very-low-power stop mode current at 1.8 V • at 25 °C and below | _ | 3.21 | 5.22 | | |

 Table 9. Power consumption operating behaviors (continued)



2.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG-Lite in HIRC for run mode, and LIRC for VLPR mode
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA




Figure 2. Run mode supply current vs. core frequency



Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

- 2. V_{DD} = 3.3 V, T_A = 25 °C, f_{OSC} = IRC48M, f_{SYS} = 48 MHz, f_{BUS} = 24 MHz
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions TEM Cell and Wideband TEM Cell Method

2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

2.2.8 Capacitance attributes

Table 12. Capacitance attributes

| Symbo | Description | Min. | Max. | Unit |
|-----------------|-------------------|------|------|------|
| C _{IN} | Input capacitance | — | 7 | pF |

2.3 Switching specifications

2.3.1 Device clock specifications

Table 13. Device clock specifications

| Symbol | Description | Min. | Unit | | |
|----------------------|--|---|------|-----|--|
| | Normal run mode | ore clock ¹ — 48 — 24 — 24 ore clock when Full Speed USB in operation 20 — 24 VLPR and VLPS modes ² | | | |
| f _{SYS} | System and core clock ¹ | — | 48 | MHz | |
| f _{BUS} | Bus clock ¹ | _ | 24 | MHz | |
| f _{FLASH} | Flash clock ¹ | — | 24 | MHz | |
| f _{SYS_USB} | System and core clock when Full Speed USB in operation | 20 | — | MHz | |
| f _{LPTMR} | LPTMR clock | — | 24 | MHz | |
| | VLPR and VLPS modes ² | | | • | |
| f _{SYS} | System and core clock | — | 4 | MHz | |
| f _{BUS} | Bus clock | — | 1 | MHz | |
| f _{FLASH} | Flash clock | — | 1 | MHz | |
| f _{LPTMR} | LPTMR clock ³ | | 24 | MHz | |



3.1.1 SWD electricals

Table 17. SWD full voltage range electricals

| Symbol | Description | Min. | Max. | Unit |
|--------|---|------|------|------|
| | Operating voltage | 1.71 | 3.6 | V |
| J1 | SWD_CLK frequency of operation | | | |
| | Serial wire debug | 0 | 25 | MHz |
| J2 | SWD_CLK cycle period | 1/J1 | | ns |
| J3 | SWD_CLK clock pulse width | | | |
| | Serial wire debug | 20 | _ | ns |
| J4 | SWD_CLK rise and fall times | - | 3 | ns |
| J9 | SWD_DIO input data setup time to SWD_CLK rise | 10 | _ | ns |
| J10 | SWD_DIO input data hold time after SWD_CLK rise | 0 | — | ns |
| J11 | SWD_CLK high to SWD_DIO data valid | — | 32 | ns |
| J12 | SWD_CLK high to SWD_DIO high-Z | 5 | _ | ns |




Figure 4. Serial wire clock input timing






Figure 6. IRC8M Frequency Drift vs Temperature curve

3.3.2 Oscillator electrical specifications

3.3.2.1 Oscillator DC electrical specifications Table 20. Oscillator DC electrical specifications

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|--------------------|---|------|------|------|------|-------|
| V _{DD} | Supply voltage | 1.71 | — | 3.6 | V | |
| I _{DDOSC} | Supply current — low-power mode (HGO=0) | | | | | 1 |
| | • 32 kHz | _ | 500 | _ | nA | |
| | • 4 MHz | _ | 200 | _ | μA | |
| | • 8 MHz (RANGE=01) | _ | 300 | _ | μA | |
| | • 16 MHz | _ | 950 | _ | μA | |
| | | _ | 1.2 | _ | mA | |



- 3. C_x,C_y can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.
- 4. When low power mode is selected, R_F is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

3.3.2.2 Oscillator frequency specifications Table 21. Oscillator frequency specifications

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-----------------------|---|------|------|------|------|-------|
| f _{osc_lo} | Oscillator crystal or resonator frequency — low- frequency mode (MCG_C2[RANGE]=00) | 32 | _ | 40 | kHz | |
| f _{osc_hi_1} | Oscillator crystal or resonator frequency — high- frequency mode (low range) (MCG_C2[RANGE]=01) | 3 | _ | 8 | MHz | |
| f _{osc_hi_2} | Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x) | 8 | _ | 32 | MHz | |
| f _{ec_extal} | Input clock frequency (external clock mode) | — | — | 48 | MHz | 1, 2 |
| t _{dc_extal} | Input clock duty cycle (external clock mode) | 40 | 50 | 60 | % | |
| t _{cst} | Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0) | — | 750 | _ | ms | 3, 4 |
| | Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1) | — | 250 | _ | ms | |
| | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0) | _ | 0.6 | _ | ms | |
| | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1) | _ | 1 | _ | ms | |

1. Other frequency limits may apply when external clock is being used as a reference for the FLL

- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG_S
 register being set.

3.4 Memories and memory interfaces

3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.



Peripheral operating requirements and behaviors




Figure 11. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

3.6.4 12-bit DAC electrical characteristics

3.6.4.1 12-bit DAC operating requirements Table 33. 12-bit DAC operating requirements

| Symbol | Desciption | Min. | Max. | Unit | Notes |
|-------------------|-------------------------|------|------|------|-------|
| V _{DDA} | Supply voltage | | 3.6 | V | |
| V _{DACR} | Reference voltage | 1.13 | 3.6 | V | 1 |
| CL | Output load capacitance | — | 100 | pF | 2 |
| ١L | Output load current | _ | 1 | mA | |

1. The DAC reference can be selected to be V_{DDA} or V_{REFH}

2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.






Figure 12. Typical INL error vs. digital code

NOTE

The IRC48M do not meet the USB jitter specifications for certification for Host mode operation.

This device cannot support Host mode operation.

3.8.2 USB VREG electrical specifications Table 35. USB VREG electrical specifications

| Symbol | Description | Min. | Typ. ¹ | Max. | Unit | Notes |
|-----------------------|--|------|-------------------|------|----------|-------|
| VREGIN | Input supply voltage | 2.7 | _ | 5.5 | V | |
| I _{DDon} | Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V | _ | 125 | 186 | μA | |
| I _{DDstby} | Quiescent current — Standby mode, load current equal zero | — | 1.1 | 10 | μA | |
| I _{DDoff} | Quiescent current — Shutdown mode VREGIN = 5.0 V and temperature=25 °C Across operating voltage and temperature | | 650 — | 4 | nA μA | |
| I _{LOADrun} | Maximum load current — Run mode | | _ | 120 | mA | |
| I _{LOADstby} | Maximum load current — Standby mode | — | — | 1 | mA | |
| V _{Reg33out} | Regulator output voltage — Input supply (VREGIN) > 3.6 V | | | | | |
| | Run mode | 3 | 3.3 | 3.6 | v | |
| | Standby mode | 2.1 | 2.8 | 3.6 | V | |
| V _{Reg33out} | Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode | 2.1 | _ | 3.6 | V | 2 |
| C _{OUT} | External output capacitor | 1.76 | 2.2 | 8.16 | μF | |
| ESR | External output capacitor equivalent series resistance | 1 | — | 100 | mΩ | |
| I _{LIM} | Short circuit current | _ | 290 | — | mA | |

1. Typical values assume VREGIN = 5.0 V, Temp = 25 $^{\circ}$ C unless otherwise stated.

2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to ILoad.



3.8.3 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices.

All timing is shown with respect to 20% V_{DD} and 80% V_{DD} thresholds, unless noted, as well as input signal transitions of 3 ns and a 30 pF maximum load on all SPI pins.

| Num. | Symbol | Description | Min. | Max. | Unit | Note |
|------|---------------------|--------------------------------|---------------------------|-------------------------------|--------------------|------|
| 1 | f _{op} | Frequency of operation | f _{periph} /2048 | f _{periph} /2 | Hz | 1 |
| 2 | t _{SPSCK} | SPSCK period | 2 x t _{periph} | 2048 x t _{periph} | ns | 2 |
| 3 | t _{Lead} | Enable lead time | 1/2 | — | t _{SPSCK} | — |
| 4 | t _{Lag} | Enable lag time | 1/2 | — | t _{SPSCK} | — |
| 5 | t _{WSPSCK} | Clock (SPSCK) high or low time | t _{periph} - 30 | 1024 x t _{periph} | ns | _ |
| 6 | t _{SU} | Data setup time (inputs) | 18 | — | ns | — |
| 7 | t _{HI} | Data hold time (inputs) | 0 | _ | ns | — |
| 8 | t _v | Data valid (after SPSCK edge) | _ | 15 | ns | — |
| 9 | t _{HO} | Data hold time (outputs) | 0 | _ | ns | _ |
| 10 | t _{RI} | Rise time input | _ | t _{periph} - 25 | ns | — |
| | t _{FI} | Fall time input | | | | |
| 11 | t _{RO} | Rise time output | _ | 25 | ns | — |
| | t _{FO} | Fall time output | | | | |


Table 36. SPI master mode timing on slew rate disabled pads

1. For SPI0 f_{periph} is the bus clock (f_{BUS}). For SPI1 f_{periph} is the system clock (f_{SYS}).

2. $t_{periph} = 1/f_{periph}$

| Num. | Symbol | Description | Min. | Max. | Unit | Note |
|------|---------------------|--------------------------------|---------------------------|-------------------------------|--------------------|------|
| 1 | f _{op} | Frequency of operation | f _{periph} /2048 | f _{periph} /2 | Hz | 1 |
| 2 | t _{SPSCK} | SPSCK period | 2 x t _{periph} | 2048 x t _{periph} | ns | 2 |
| 3 | t _{Lead} | Enable lead time | 1/2 | | t _{SPSCK} | _ |
| 4 | t _{Lag} | Enable lag time | 1/2 | _ | t _{SPSCK} | _ |
| 5 | t _{WSPSCK} | Clock (SPSCK) high or low time | t _{periph} - 30 | 1024 x t _{periph} | ns | |
| 6 | t _{SU} | Data setup time (inputs) | 96 | — | ns | _ |
| 7 | t _{HI} | Data hold time (inputs) | 0 | — | ns | _ |







3.8.4 I²C

3.8.4.1 Inter-Integrated Circuit Interface (I2C) timing Table 40. I2C timing

| Characteristic | Symbol | Standard Mode | | Fast | Unit | |
|--|-----------------------|------------------|-------------------|------------------------------------|------------------|-----|
| | | Minimum | Maximum | Minimum | Maximum | |
| SCL Clock Frequency | f _{SCL} | 0 | 100 | 0 | 400 ¹ | kHz |
| Hold time (repeated) START condition. After this period, the first clock pulse is generated. | t _{HD} ; STA | 4 | _ | 0.6 | — | μs |
| LOW period of the SCL clock | t _{LOW} | 4.7 | — | 1.25 | — | μs |
| HIGH period of the SCL clock | t _{HIGH} | 4 | — | 0.6 | — | μs |
| Set-up time for a repeated START condition | t _{SU} ; STA | 4.7 | _ | 0.6 | — | μs |
| Data hold time for I ² C bus devices | t _{HD} ; DAT | 0 ² | 3.45 ³ | 04 | 0.9 ² | μs |
| Data set-up time | t _{SU} ; DAT | 250 ⁵ | _ | 100 ³ , ⁶ | — | ns |
| Rise time of SDA and SCL signals | t _r | _ | 1000 | 20 +0.1C _b ⁷ | 300 | ns |
| Fall time of SDA and SCL signals | t _f | _ | 300 | 20 +0.1C _b ⁶ | 300 | ns |
| Set-up time for STOP condition | t _{SU} ; STO | 4 | _ | 0.6 | — | μs |
| Bus free time between STOP and START condition | t _{BUF} | 4.7 | _ | 1.3 | — | μs |
| Pulse width of spikes that must be suppressed by the input filter | t _{SP} | N/A | N/A | 0 | 50 | ns |



- 1. The maximum SCL Clock Frequency in Fast mode with maximum bus loading can be achieved only when using the high drive pins across the full voltage range and when using the normal drive pins and VDD ≥ 2.7 V.
- The master mode I²C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves
 acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL
 lines.
- 3. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 4. Input signal Slew = 10 ns and Output Load = 50 pF
- 5. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 6. A Fast mode I²C bus device can be used in a Standard mode I2C bus system, but the requirement t_{SU; DAT} ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line t_{rmax} + t_{SU; DAT} = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification) before the SCL line is released.
- 7. C_b = total capacitance of the one bus line in pF.

To achieve 1MHz I2C clock rates, consider the following recommendations:

- To counter the effects of clock stretching, the I2C baud Rate select bits can be configured for faster than desired baud rate.
- Use high drive pad and DSE bit should be set in PORTx_PCRn register.
- Minimize loading on the I2C SDA and SCL pins to ensure fastest rise times for the SCL line to avoid clock stretching.
- Use smaller pull up resistors on SDA and SCL to reduce the RC time constant.

| Characteristic | Symbol | Minimum | Maximum | Unit |
|--|-----------------------|------------------------------------|----------------|------|
| SCL Clock Frequency | f _{SCL} | 0 | 1 ¹ | MHz |
| Hold time (repeated) START condition. After this period, the first clock pulse is generated. | t _{HD} ; STA | 0.26 | _ | μs |
| LOW period of the SCL clock | t _{LOW} | 0.5 | — | μs |
| HIGH period of the SCL clock | t _{HIGH} | 0.26 | — | μs |
| Set-up time for a repeated START condition | t _{SU} ; STA | 0.26 | — | μs |
| Data hold time for I ₂ C bus devices | t _{HD} ; DAT | 0 | _ | μs |
| Data set-up time | t _{SU} ; DAT | 50 | — | ns |
| Rise time of SDA and SCL signals | t _r | 20 +0.1C _b | 120 | ns |
| Fall time of SDA and SCL signals | t _f | 20 +0.1C _b ² | 120 | ns |
| Set-up time for STOP condition | t _{SU} ; STO | 0.26 | — | μs |
| Bus free time between STOP and START condition | t _{BUF} | 0.5 | — | μs |
| Pulse width of spikes that must be suppressed by the input filter | t _{SP} | 0 | 50 | ns |

Table 41. I²C 1Mbit/s timing

1. The maximum SCL clock frequency of 1 Mbit/s can support maximum bus loading when using the high drive pins across the full voltage range.

2. C_b = total capacitance of the one bus line in pF.



| Num. | Characteristic | Min. | Max. | Unit |
|------|---|------|------|------|
| S6 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid | 0 | - | ns |
| S7 | I2S_TX_BCLK to I2S_TXD valid | — | 19 | ns |
| S8 | I2S_TX_BCLK to I2S_TXD invalid | 0 | — | ns |
| S9 | I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK | 26 | _ | ns |
| S10 | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK | 0 | _ | ns |







Table 43. I2S/SAI slave mode timing

Figure 19. I2S/SAI timing — master modes

| Num. | Characteristic | Min. | Max. | Unit |
|------|---|------|------|-------------|
| | Operating voltage | 1.71 | 3.6 | V |
| S11 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input) | 80 | — | ns |
| S12 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input) | 45% | 55% | MCLK period |
| S13 | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 10 | - | ns |
| S14 | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK | 2 | - | ns |
| S15 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid | — | 33 | ns |
| S16 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid | 0 | — | ns |
| S17 | I2S_RXD setup before I2S_RX_BCLK | 10 | _ | ns |





1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear



3.9 Human-machine interfaces (HMI)

3.9.1 LCD electrical characteristics

 Table 46.
 LCD electricals

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|--------------------|---|------|------|-------|------|-------|
| f _{Frame} | LCD frame frequency | | | | | |
| | GCR[FFR]=0 | 23.3 | _ | 73.1 | Hz | |
| | • GCR[FFR]=1 | 46.6 | — | 146.2 | Hz | |
| C _{LCD} | LCD charge pump capacitance — nominal value | _ | 100 | _ | nF | |
| C _{BYLCD} | LCD bypass capacitance — nominal value | — | 100 | _ | nF | 1 |
| C _{Glass} | LCD glass capacitance | — | 2000 | 8000 | pF | 2 |
| V _{IREG} | V _{IREG} | | | | V | 3 |
| | • RVTRIM=0000 | — | 0.91 | — | | |
| | • RVTRIM=1000 | — | 0.92 | _ | | |
| | • RVTRIM=0100 | _ | 0.93 | | | |
| | • RVTRIM=1100 | _ | 0.94 | | | |
| | • RVTRIM=0010 | — | 0.96 | _ | | |
| | • RVTRIM=1010 | — | 0.97 | _ | | |
| | • RVTRIM=0110 | _ | 0.98 | _ | | |



7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

7.2 Format

Part numbers for this device have the following format:

Q KL## A FFF R T PP CC N

7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description | Values |
|-------|-----------------------------|--|
| Q | Qualification status | M = Fully qualified, general market flow P = Prequalification |
| KL## | Kinetis family | • KL43 |
| A | Key attribute | • Z = Cortex-M0+ |
| FFF | Program flash memory size | 128 = 128 KB 256 = 256 KB |
| R | Silicon revision | (Blank) = Main A = Revision after main |
| Т | Temperature range (°C) | • V = -40 to 105 |
| PP | Package identifier | LH = 64 LQFP (10 mm x 10 mm) MP = 64 MAPBGA (5 mm x 5 mm) |
| CC | Maximum CPU frequency (MHz) | • 4 = 48 MHz |
| N | Packaging type | R = Tape and reel |

Table 47. Part number fields descriptions

7.4 Example

This is an example part number:

MKL43Z256VLH4