



Welcome to **E-XFL.COM** 

**Embedded - System On Chip (SoC):** The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are **Embedded - System On Chip (SoC)**?

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

Details	
Product Status	Active
Architecture	MCU, FPGA
Core Processor	Dual ARM® Cortex®-A9 MPCore™ with CoreSight™
Flash Size	-
RAM Size	256KB
Peripherals	DMA, POR, WDT
Connectivity	EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	1.5GHz
Primary Attributes	FPGA - 220K Logic Elements
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	672-BBGA, FCBGA
Supplier Device Package	672-FBGA, FC (27×27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/10as022e3f27i1hg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Contents**

Inte	I <sup>®</sup> Arria <sup>®</sup> 10 Device Overview	3
	Key Advantages of Intel Arria 10 Devices	4
	Summary of Intel Arria 10 Features	
	Intel Arria 10 Device Variants and Packages	7
	Intel Arria 10 GX	7
	Intel Arria 10 GT	. 11
	Intel Arria 10 SX	. 14
	I/O Vertical Migration for Intel Arria 10 Devices	. 17
	Adaptive Logic Module	
	Variable-Precision DSP Block	. 18
	Embedded Memory Blocks	. 20
	Types of Embedded Memory	21
	Embedded Memory Capacity in Intel Arria 10 Devices	21
	Embedded Memory Configurations for Single-port Mode	
	Clock Networks and PLL Clock Sources	. 22
	Clock Networks	
	Fractional Synthesis and I/O PLLs	
	FPGA General Purpose I/O	
	External Memory Interface	
	Memory Standards Supported by Intel Arria 10 Devices	
	PCIe Gen1, Gen2, and Gen3 Hard IP	
	Enhanced PCS Hard IP for Interlaken and 10 Gbps Ethernet	
	Interlaken Support	
	10 Gbps Ethernet Support	
	Low Power Serial Transceivers	
	Transceiver Channels	
	PMA Features	
	PCS Features	
	SoC with Hard Processor System	
	Key Advantages of 20-nm HPS	
	Features of the HPS	
	FPGA Configuration and HPS Booting	37
	Hardware and Software Development	
	Dynamic and Partial Reconfiguration	
	Dynamic Reconfiguration	
	Partial Reconfiguration	
	Enhanced Configuration and Configuration via Protocol	
	SEU Error Detection and Correction	
	Power Management	
	Incremental Compilation	
	Document Revision History for Intel Arria 10 Device Overview	40



Feature		Description
Low-power serial transceivers	- Intel Arria 10 GT- Backplane support: - Intel Arria 10 GX- Intel Arria 10 GT- Extended range dow ATX transmit PLLs w Electronic Dispersion module Adaptive linear and of	—1 Gbps to 17.4 Gbps —1 Gbps to 25.8 Gbps —up to 12.5
HPS (Intel Arria 10 SX devices only)	Processor and system	Dual-core ARM Cortex-A9 MPCore processor—1.2 GHz CPU with 1.5 GHz overdrive capability  256 KB on-chip RAM and 64 KB on-chip ROM  System peripherals—general-purpose timers, watchdog timers, direct memory access (DMA) controller, FPGA configuration manager, and clock and reset managers  Security features—anti-tamper, secure boot, Advanced Encryption Standard (AES) and authentication (SHA)  ARM CoreSight* JTAG debug access port, trace port, and on-chip trace storage
	External interfaces	Hard memory interface—Hard memory controller (2,400 Mbps DDR4, and 2,133 Mbps DDR3), Quad serial peripheral interface (QSPI) flash controller, NAND flash controller, direct memory access (DMA) controller, Secure Digital/MultiMediaCard (SD/MMC) controller     Communication interface— 10/100/1000 Ethernet media access control (MAC), USB On-The-GO (OTG) controllers, I²C controllers, UART 16550, serial peripheral interface (SPI), and up to 62 HPS GPIO interfaces (48 direct-share I/Os)
	Interconnects to core	High-performance ARM AMBA* AXI bus bridges that support simultaneous read and write HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to issue transactions to slaves in the HPS, and vice versa Configuration bridge that allows HPS configuration manager to configure the core logic via dedicated 32-bit configuration port FPGA-to-HPS SDRAM controller bridge—provides configuration interfaces for the multiport front end (MPFE) of the HPS SDRAM controller
Configuration	Enhanced 256-bit ad	comprehensive design protection to protect your valuable IP investments dvanced encryption standard (AES) design security with authentication obtocol (CvP) using PCIe Gen1, Gen2, or Gen3
		continued

 $<sup>^{(2)}</sup>$  Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



Feature	Description
	<ul> <li>Dynamic reconfiguration of the transceivers and PLLs</li> <li>Fine-grained partial reconfiguration of the core fabric</li> <li>Active Serial x4 Interface</li> </ul>
Power management	SmartVID     Low static power device options     Programmable Power Technology     Intel Quartus Prime integrated power analysis
Software and tools	<ul> <li>Intel Quartus Prime design suite</li> <li>Transceiver toolkit</li> <li>Platform Designer system integration tool</li> <li>DSP Builder for Intel FPGAs</li> <li>OpenCL™ support</li> <li>Intel SoC FPGA Embedded Design Suite (EDS)</li> </ul>

Intel Arria 10 Transceiver PHY Overview

Provides details on Intel Arria 10 transceivers.

## **Intel Arria 10 Device Variants and Packages**

#### Table 4. **Device Variants for the Intel Arria 10 Device Family**

Variant	Description
Intel Arria 10 GX	FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.
Intel Arria 10 GT	<ul> <li>FPGA featuring:</li> <li>17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.</li> <li>25.8 Gbps transceivers for supporting CAUI-4 and CEI-25G applications with CFP2 and CFP4 modules.</li> </ul>
Intel Arria 10 SX	SoC integrating ARM-based HPS and FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.

## **Intel Arria 10 GX**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

### **Related Information**


Intel FPGA Product Selector

Provides the latest information on Intel products.



## **Available Options**

Figure 1. Sample Ordering Code and Available Options for Intel Arria 10 GX Devices



### **Related Information**

Transceiver Performance for Intel Arria 10 GX/SX Devices

Provides more information about the transceiver speed grade.



### **Maximum Resources**

Table 5. Maximum Resource Counts for Intel Arria 10 GX Devices (GX 160, GX 220, GX 270, GX 320, and GX 480)

Resc	ource			<b>Product Line</b>		
		GX 160	GX 220	GX 270	GX 320	GX 480
Logic Elements	(LE) (K)	160	220	270	320	480
ALM		61,510	80,330	101,620	119,900	183,590
Register		246,040	321,320	406,480	479,600	734,360
Memory (Kb)	M20K	8,800	11,740	15,000	17,820	28,620
	MLAB	1,050	1,690	2,452	2,727	4,164
Variable-precisi	on DSP Block	156	192 830		985	1,368
18 x 19 Multipli	er	312	384	1,660	1,970	2,736
PLL	Fractional Synthesis	6	6	8	8	12
	I/O	6	6	6 8		12
17.4 Gbps Trans	sceiver	12	12	24	24	36
GPIO (3)		288	288	384	384	492
LVDS Pair (4)		120	120	168 16		222
PCIe Hard IP Bl	PCIe Hard IP Block		1	2	2	2
Hard Memory C	ontroller	6	6	8	8	12

 $<sup>^{(3)}</sup>$  The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(4)</sup> Each LVDS I/O pair can be used as differential input or output.



## Table 8. Package Plan for Intel Arria 10 GX Devices (F34, F35, NF40, and KF40)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

Product Line	F34 (35 mm × 35 mm, 1152-pin FBGA)			F35 (35 mm × 35 mm, 1152-pin FBGA)			KF40 (40 mm × 40 mm, 1517-pin FBGA)			NF40 (40 mm × 40 mm, 1517-pin FBGA)		
	3 V I/O	LVDS I/O	XCVR	3 V I/O	LVDS I/O	XCVR	3 V I/O	LVDS I/O	XCVR	3 V I/O	LVDS I/O	XCVR
GX 270	48	336	24	48	336	24	_	_	_	_	_	_
GX 320	48	336	24	48	336	24	_	_	_	_	_	_
GX 480	48	444	24	48	348	36	_	_	_	_	_	-
GX 570	48	444	24	48	348	36	96	600	36	48	540	48
GX 660	48	444	24	48	348	36	96	600	36	48	540	48
GX 900	_	504	24	_	_	_	_	_	_	_	600	48
GX 1150	_	504	24	_	_	_	_	_	_	_	600	48

## Table 9. Package Plan for Intel Arria 10 GX Devices (RF40, NF45, SF45, and UF45)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

Product Line	RF40 (40 mm × 40 mm, 1517-pin FBGA)			NF45 (45 mm × 45 mm) 1932-pin FBGA)			SF45 (45 mm × 45 mm) 1932-pin FBGA)			UF45 (45 mm × 45 mm) 1932-pin FBGA)		
	3 V I/O	LVDS I/O	XCVR									
GX 900	_	342	66	_	768	48	-	624	72	_	480	96
GX 1150	_	342	66	_	768	48	ı	624	72	ı	480	96

### **Related Information**

I/O and High-Speed Differential I/O Interfaces in Intel Arria 10 Devices chapter, Intel Arria 10 Device Handbook

Provides the number of 3 V and LVDS I/Os, and LVDS channels for each Intel Arria 10 device package.

### **Intel Arria 10 GT**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

### **Related Information**

Intel FPGA Product Selector

Provides the latest information on Intel products.



### **Maximum Resources**

Table 10. Maximum Resource Counts for Intel Arria 10 GT Devices

Reso	ource	Produc	ct Line	
		GT 900	GT 1150	
Logic Elements (LE) (K)		900	1,150	
ALM		339,620	427,200	
Register		1,358,480	1,708,800	
Memory (Kb)	M20K	48,460	54,260	
	MLAB	9,386	12,984	
Variable-precision DSP Block		1,518	1,518	
18 x 19 Multiplier		3,036	3,036	
PLL	Fractional Synthesis	32	32	
	I/O	16	16	
Transceiver	17.4 Gbps	72 <sup>(5)</sup>	72 <sup>(5)</sup>	
	25.8 Gbps	6	6	
GPIO <sup>(6)</sup>		624	624	
LVDS Pair <sup>(7)</sup>		312	312	
PCIe Hard IP Block		4	4	
Hard Memory Controller		16	16	

### **Related Information**

Intel Arria 10 GT Channel Usage

Configuring GT/GX channels in Intel Arria 10 GT devices.

### **Package Plan**

### Table 11. Package Plan for Intel Arria 10 GT Devices

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

Product Line	SF45 (45 mm × 45 mm, 1932-pin FBGA)							
	3 V I/O	LVDS I/O	XCVR					
GT 900	_	624	72					
GT 1150	_	624	72					

<sup>(5)</sup> If all 6 GT channels are in use, 12 of the GX channels are not usable.

<sup>(6)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(7)</sup> Each LVDS I/O pair can be used as differential input or output.



I/O and High-Speed Differential I/O Interfaces in Intel Arria 10 Devices chapter, Intel Arria 10 Device Handbook

Provides the number of 3 V and LVDS I/Os, and LVDS channels for each Intel Arria 10 device package.

### **Intel Arria 10 SX**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.


### **Related Information**

Intel FPGA Product Selector

Provides the latest information on Intel products.

### **Available Options**

Figure 3. Sample Ordering Code and Available Options for Intel Arria 10 SX Devices



#### **Related Information**

Transceiver Performance for Intel Arria 10 GX/SX Devices

Provides more information about the transceiver speed grade.



### **Maximum Resources**

Table 12. Maximum Resource Counts for Intel Arria 10 SX Devices

Reso	ource			I	Product Line			
		SX 160	SX 220	SX 270	SX 320	SX 480	SX 570	SX 660
Logic Elements	s (LE) (K)	160	220	270	320	480	570	660
ALM		61,510	80,330	101,620	119,900	183,590	217,080	251,680
Register		246,040	321,320	406,480	479,600	734,360	868,320	1,006,720
Memory (Kb)	M20K	8,800	11,740	15,000	17,820	28,620	36,000	42,620
	MLAB	1,050	1,690	2,452	2,727	4,164	5,096	5,788
Variable-precis	sion DSP Block	156	192	830	985	1,368	1,523	1,687
18 x 19 Multip	lier	312	384	1,660	1,970	2,736	3,046	3,374
PLL	Fractional Synthesis	6	6	8	8	12	16	16
	I/O	6	6	8	8	12	16	16
17.4 Gbps Tra	nsceiver	12	12	24	24	36	48	48
GPIO (8)		288	288	384	384	492	696	696
LVDS Pair (9)		120	120	168	168	174	324	324
PCIe Hard IP E	Block	1	1	2	2	2	2	2
Hard Memory	Controller	6	6	8	8	12	16	16
ARM Cortex-As	9 MPCore	Yes	Yes	Yes	Yes	Yes	Yes	Yes

## **Package Plan**

Table 13. Package Plan for Intel Arria 10 SX Devices (U19, F27, F29, and F34)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

Product Line	U19 (19 mm × 19 mm, 484-pin UBGA)		F27 (27 mm × 27 mm, 672-pin FBGA)			F29 (29 mm × 29 mm, 780-pin FBGA)			F34 (35 mm × 35 mm, 1152-pin FBGA)			
	3 V I/O	LVDS I/O	XCVR	3 V I/O	LVDS I/O	XCVR	3 V I/O	LVDS I/O	XCVR	3 V I/O	LVDS I/O	XCVR
SX 160	48	144	6	48	192	12	48	240	12	_	_	_
SX 220	48	144	6	48	192	12	48	240	12	_	_	_
SX 270	_	_	_	48	192	12	48	312	12	48	336	24
SX 320	_			48	192	12	48	312	12	48	336	24
											contii	nued

 $<sup>^{(8)}</sup>$  The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(9)</sup> Each LVDS I/O pair can be used as differential input or output.



## I/O Vertical Migration for Intel Arria 10 Devices

### Figure 4. Migration Capability Across Intel Arria 10 Product Lines

- The arrows indicate the migration paths. The devices included in each vertical migration path are shaded. Devices with fewer resources in the same path have lighter shades.
- To achieve the full I/O migration across product lines in the same migration path, restrict I/Os and transceivers usage to match the product line with the lowest I/O and transceiver counts.
- An LVDS I/O bank in the source device may be mapped to a 3 V I/O bank in the target device. To use
  memory interface clock frequency higher than 533 MHz, assign external memory interface pins only to
  banks that are LVDS I/O in both devices.
- There may be nominal 0.15 mm package height difference between some product lines in the same package type.
- Some migration paths are not shown in the Intel Quartus Prime software Pin Migration View.

Variant	Product		Package									
Varialit	Line	U19	F27	F29	F34	F35	KF40	NF40	RF40	NF45	SF45	UF45
	GX 160	<b>1</b>	<b>1</b>	<b>1</b>								
	GX 220	<b>+</b>										
	GX 270				1	<b>1</b>						
	GX 320		<b>V</b>									
Intel® Arria® 10 GX	GX 480			<b>V</b>								
	GX 570						<b>1</b>	1				
	GX 660					<b>V</b>	<b>\</b>					
	GX 900								1	1	<b></b>	1
	GX 1150				<b>V</b>			<b>+</b>	+	+		<b>+</b>
Intel Arria 10 GT	GT 900											
intel Afria 10 G1	GT 1150										<b>V</b>	
	SX 160	1	1	1								
	SX 220	+										
	SX 270				1	<b>†</b>						
Intel Arria 10 SX	SX 320		<b>V</b>									
	SX 480			<b>V</b>								
	SX 570						<b>†</b>	<b>†</b>				
	SX 660				<b>V</b>							

Note:

To verify the pin migration compatibility, use the **Pin Migration View** window in the Intel Quartus Prime software Pin Planner.

## **Adaptive Logic Module**

Intel Arria 10 devices use a 20 nm ALM as the basic building block of the logic fabric.

The ALM architecture is the same as the previous generation FPGAs, allowing for efficient implementation of logic functions and easy conversion of IP between the device generations.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than the traditional two-register per LUT architecture.



Variant	Product Line	Variable- precision	Independent In Multiplication		18 x 19 Multiplier	18 x 18 Multiplier Adder
		DSP Block	18 x 19 Multiplier	27 x 27 Multiplier	Adder Sum Mode	Summed with 36 bit Input
	SX 320	984	1,968	984	984	984
	SX 480	1,368	2,736	1,368	1,368	1,368
	SX 570	1,523	3,046	1,523	1,523	1,523
	SX 660	1,687	3,374	1,687	1,687	1,687

Table 17. Resources for Floating-Point Arithmetic in Intel Arria 10 Devices

The table lists the variable-precision DSP resources by bit precision for each Intel Arria 10 device.

Variant	Product Line	Variable- precision DSP Block	Single Precision Floating-Point Multiplication Mode	Single-Precision Floating-Point Adder Mode	Single- Precision Floating-Point Multiply Accumulate Mode	Peak Giga Floating- Point Operations per Second (GFLOPs)
Intel Arria 10	GX 160	156	156	156	156	140
GX	GX 220	192	192	192	192	173
	GX 270	830	830	830	830	747
	GX 320	984	984	984	984	886
	GX 480	1,369	1,368	1,368	1,368	1,231
	GX 570	1,523	1,523	1,523	1,523	1,371
	GX 660	1,687	1,687	1,687	1,687	1,518
	GX 900	1,518	1,518	1,518	1,518	1,366
	GX 1150	1,518	1,518	1,518	1,518	1,366
Intel Arria 10	GT 900	1,518	1,518	1,518	1,518	1,366
GT	GT 1150	1,518	1,518	1,518	1,518	1,366
Intel Arria 10	SX 160	156	156	156	156	140
SX	SX 220	192	192	192	192	173
	SX 270	830	830	830	830	747
	SX 320	984	984	984	984	886
	SX 480	1,369	1,368	1,368	1,368	1,231
	SX 570	1,523	1,523	1,523	1,523	1,371
	SX 660	1,687	1,687	1,687	1,687	1,518

# **Embedded Memory Blocks**

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.

#### A10-OVERVIEW | 2018.04.09



The fractional synthesis PLLs support the following features:

- Reference clock frequency synthesis for transceiver CMU and Advanced Transmit (ATX) PLLs
- Clock network delay compensation
- Zero-delay buffering
- Direct transmit clocking for transceivers
- Independently configurable into two modes:
  - Conventional integer mode equivalent to the general purpose PLL
  - Enhanced fractional mode with third order delta-sigma modulation
- PLL cascading

### I/O PLLs

The integer mode I/O PLLs are located in each bank of 48 I/Os. You can use the I/O PLLs to simplify the design of external memory and high-speed LVDS interfaces.

In each I/O bank, the I/O PLLs are adjacent to the hard memory controllers and LVDS SERDES. Because these PLLs are tightly coupled with the I/Os that need to use them, it makes it easier to close timing.

You can use the I/O PLLs for general purpose applications in the core such as clock network delay compensation and zero-delay buffering.

Intel Arria 10 devices support PLL-to-PLL cascading.

## FPGA General Purpose I/O

Intel Arria 10 devices offer highly configurable GPIOs. Each I/O bank contains 48 general purpose I/Os and a high-efficiency hard memory controller.

The following list describes the features of the GPIOs:

- Consist of 3 V I/Os for high-voltage application and LVDS I/Os for differential signaling
  - $-\$  Up to two 3 V I/O banks, available in some devices, that support up to 3 V I/O standards
  - LVDS I/O banks that support up to 1.8 V I/O standards
- Support a wide range of single-ended and differential I/O interfaces
- LVDS speeds up to 1.6 Gbps
- Each LVDS pair of pins has differential input and output buffers, allowing you to configure the LVDS direction for each pair.
- Programmable bus hold and weak pull-up
- Programmable differential output voltage (V<sub>OD</sub>) and programmable pre-emphasis



### Table 20. Memory Standards Supported by the Hard Memory Controller

This table lists the overall capability of the hard memory controller. For specific details, refer to the External Memory Interface Spec Estimator and Intel Arria 10 Device Datasheet.

Memory Standard	Rate Support	Ping Pong PHY Support	Maximum Frequency (MHz)
DDR4 SDRAM	Quarter rate	Yes	1,067
		_	1,200
DDR3 SDRAM	Half rate	Yes	533
		_	667
	Quarter rate	Yes	1,067
		_	1,067
DDR3L SDRAM	Half rate	Yes	533
		_	667
	Quarter rate	Yes	933
		_	933
LPDDR3 SDRAM	Half rate	_	533
	Quarter rate	_	800

## Table 21. Memory Standards Supported by the Soft Memory Controller

Memory Standard	Rate Support	Maximum Frequency (MHz)
RLDRAM 3 (11)	Quarter rate	1,200
QDR IV SRAM <sup>(11)</sup>	Quarter rate	1,067
QDR II SRAM	Full rate	333
	Half rate	633
QDR II+ SRAM	Full rate	333
	Half rate	633
QDR II+ Xtreme SRAM	Full rate	333
	Half rate	633

## Table 22. Memory Standards Supported by the HPS Hard Memory Controller

The hard processor system (HPS) is available in Intel Arria 10 SoC devices only.

Memory Standard	Rate Support	Maximum Frequency (MHz)
DDR4 SDRAM	Half rate	1,200
DDR3 SDRAM	Half rate	1,067
DDR3L SDRAM	Half rate	933

<sup>(11)</sup> Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



#### Intel Arria 10 Device Datasheet

Lists the memory interface performance according to memory interface standards, rank or chip select configurations, and Intel Arria 10 device speed grades.

## PCIe Gen1, Gen2, and Gen3 Hard IP

Intel Arria 10 devices contain PCIe hard IP that is designed for performance and ease-of-use:

- Includes all layers of the PCIe stack—transaction, data link and physical layers.
- Supports PCIe Gen3, Gen2, and Gen1 Endpoint and Root Port in x1, x2, x4, or x8 lane configuration.
- Operates independently from the core logic—optional configuration via protocol (CvP) allows the PCIe link to power up and complete link training in less than 100 ms while the Intel Arria 10 device completes loading the programming file for the rest of the FPGA.
- Provides added functionality that makes it easier to support emerging features such as Single Root I/O Virtualization (SR-IOV) and optional protocol extensions.
- Provides improved end-to-end datapath protection using ECC.
- Supports FPGA configuration via protocol (CvP) using PCIe at Gen3, Gen2, or Gen1 speed.

### **Related Information**

PCS Features on page 30

## **Enhanced PCS Hard IP for Interlaken and 10 Gbps Ethernet**

## **Interlaken Support**

The Intel Arria 10 enhanced PCS hard IP provides integrated Interlaken PCS supporting rates up to 25.8 Gbps per lane.

The Interlaken PCS is based on the proven functionality of the PCS developed for Intel's previous generation FPGAs, which demonstrated interoperability with Interlaken ASSP vendors and third-party IP suppliers. The Interlaken PCS is present in every transceiver channel in Intel Arria 10 devices.

### **Related Information**

PCS Features on page 30

### **10 Gbps Ethernet Support**

The Intel Arria 10 enhanced PCS hard IP supports 10GBASE-R PCS compliant with IEEE 802.3 10 Gbps Ethernet (10GbE). The integrated hard IP support for 10GbE and the 10 Gbps transceivers save external PHY cost, board space, and system power.



Each transceiver channel contains a channel PLL that can be used as the CMU PLL or clock data recovery (CDR) PLL. In CDR mode, the channel PLL recovers the receiver clock and data in the transceiver channel. Up to 80 independent data rates can be configured on a single Intel Arria 10 device.

Table 23. PMA Features of the Transceivers in Intel Arria 10 Devices

Feature	Capability
Chip-to-Chip Data Rates	1 Gbps to 17.4 Gbps (Intel Arria 10 GX devices) 1 Gbps to 25.8 Gbps (Intel Arria 10 GT devices)
Backplane Support	Drive backplanes at data rates up to 12.5 Gbps
Optical Module Support	SFP+/SFP, XFP, CXP, QSFP/QSFP28, CFP/CFP2/CFP4
Cable Driving Support	SFP+ Direct Attach, PCI Express over cable, eSATA
Transmit Pre-Emphasis	4-tap transmit pre-emphasis and de-emphasis to compensate for system channel loss
Continuous Time Linear Equalizer (CTLE)	Dual mode, high-gain, and high-data rate, linear receive equalization to compensate for system channel loss
Decision Feedback Equalizer (DFE)	7-fixed and 4-floating tap DFE to equalize backplane channel loss in the presence of crosstalk and noisy environments
Variable Gain Amplifier	Optimizes the signal amplitude prior to the CDR sampling and operates in fixed and adaptive modes
Altera Digital Adaptive Parametric Tuning (ADAPT)	Fully digital adaptation engine to automatically adjust all link equalization parameters—including CTLE, DFE, and variable gain amplifier blocks—that provide optimal link margin without intervention from user logic
Precision Signal Integrity Calibration Engine (PreSICE)	Hardened calibration controller to quickly calibrate all transceiver control parameters on power-up, which provides the optimal signal integrity and jitter performance
Advanced Transmit (ATX) PLL	Low jitter ATX (LC tank based) PLLs with continuous tuning range to cover a wide range of standard and proprietary protocols
Fractional PLLs	On-chip fractional frequency synthesizers to replace on-board crystal oscillators and reduce system cost
Digitally Assisted Analog CDR	Superior jitter tolerance with fast lock time
Dynamic Partial Reconfiguration	Allows independent control of the Avalon memory-mapped interface of each transceiver channel for the highest transceiver flexibility
Multiple PCS-PMA and PCS- PLD interface widths	8-, 10-, 16-, 20-, 32-, 40-, or 64-bit interface widths for flexibility of deserialization width, encoding, and reduced latency

## **PCS Features**

This table summarizes the Intel Arria 10 transceiver PCS features. You can use the transceiver PCS to support a wide range of protocols ranging from 1 Gbps to 25.8 Gbps.





PCS	Description
Standard PCS	<ul> <li>Operates at a data rate up to 12 Gbps</li> <li>Supports protocols such as PCI-Express, CPRI 4.2+, GigE, IEEE 1588 in Hard PCS</li> <li>Implements other protocols using Basic/Custom (Standard PCS) transceiver configuration rules.</li> </ul>
Enhanced PCS	<ul> <li>Performs functions common to most serial data industry standards, such as word alignment, encoding/decoding, and framing, before data is sent or received off-chip through the PMA</li> <li>Handles data transfer to and from the FPGA fabric</li> <li>Handles data transfer internally to and from the PMA</li> <li>Provides frequency compensation</li> <li>Performs channel bonding for multi-channel low skew applications</li> </ul>
PCIe Gen3 PCS	<ul> <li>Supports the seamless switching of Data and Clock between the Gen1, Gen2, and Gen3 data rates</li> <li>Provides support for PIPE 3.0 features</li> <li>Supports the PIPE interface with the Hard IP enabled, as well as with the Hard IP bypassed</li> </ul>

- PCIe Gen1, Gen2, and Gen3 Hard IP on page 26
- Interlaken Support on page 26
- 10 Gbps Ethernet Support on page 26

## **PCS Protocol Support**

This table lists some of the protocols supported by the Intel Arria 10 transceiver PCS. For more information about the blocks in the transmitter and receiver data paths, refer to the related information.

Protocol	Data Rate (Gbps)	Transceiver IP	PCS Support
PCIe Gen3 x1, x2, x4, x8	8.0	Native PHY (PIPE)	Standard PCS and PCIe Gen3 PCS
PCIe Gen2 x1, x2, x4, x8	5.0	Native PHY (PIPE)	Standard PCS
PCIe Gen1 x1, x2, x4, x8	2.5	Native PHY (PIPE)	Standard PCS
1000BASE-X Gigabit Ethernet	1.25	Native PHY	Standard PCS
1000BASE-X Gigabit Ethernet with IEEE 1588v2	1.25	Native PHY	Standard PCS
10GBASE-R	10.3125	Native PHY	Enhanced PCS
10GBASE-R with IEEE 1588v2	10.3125	Native PHY	Enhanced PCS
10GBASE-R with KR FEC	10.3125	Native PHY	Enhanced PCS
10GBASE-KR and 1000BASE-X	10.3125	1G/10GbE and 10GBASE-KR PHY	Standard PCS and Enhanced PCS
Interlaken (CEI-6G/11G)	3.125 to 17.4	Native PHY	Enhanced PCS
SFI-S/SFI-5.2	11.2	Native PHY	Enhanced PCS
10G SDI	10.692	Native PHY	Enhanced PCS
	•		continued



#### Table 24. **Improvements in 20 nm HPS**

This table lists the key improvements of the 20 nm HPS compared to the 28 nm HPS.

Advantages/ Improvements	Description
Increased performance and overdrive capability	While the nominal processor frequency is 1.2 GHz, the 20 nm HPS offers an "overdrive" feature which enables a higher processor operating frequency. This requires a higher supply voltage value that is unique to the HPS and may require a separate regulator.
Increased processor memory bandwidth and DDR4 support	Up to 64-bit DDR4 memory at 2,400 Mbps support is available for the processor. The hard memory controller for the HPS comprises a multi-port front end that manages connections to a single port memory controller. The multi-port front end allows logic core and the HPS to share ports and thereby the available bandwidth of the memory controller.
Flexible I/O sharing	<ul> <li>An advanced I/O pin muxing scheme allows improved sharing of I/O between the HPS and the core logic. The following types of I/O are available for SoC:</li> <li>17 dedicated I/Os—physically located inside the HPS block and are not accessible to logic within the core. The 17 dedicated I/Os are used for HPS clock, resets, and interfacing with boot devices, QSPI, and SD/MMC.</li> <li>48 direct shared I/O—located closest to the HPS block and are ideal for high speed HPS peripherals such as EMAC, USB, and others. There is one bank of 48 I/Os that supports direct sharing where the 48 I/Os can be shared 12 I/Os at a time.</li> <li>Standard (shared) I/O—all standard I/Os can be shared by the PPS peripherals and any logic within the core. For designs where more than 48 I/Os are required to fully use all the peripherals in the HPS, these I/Os can be connected through the core logic.</li> </ul>
EMAC core	Three EMAC cores are available in the HPS. The EMAC cores enable an application to support two redundant Ethernet connections; for example, backplane, or two EMAC cores for managing IEEE 1588 time stamp information while allowing a third EMAC core for debug and configuration. All three EMACs can potentially share the same time stamps, simplifying the 1588 time stamping implementation. A new serial time stamp interface allows core logic to access and read the time stamp values. The integrated EMAC controllers can be connected to external Ethernet PHY through the provided MDIO or I <sup>2</sup> C interface.
On-chip memory	The on-chip memory is updated to 256 KB support and can support larger data sets and real time algorithms.
ECC enhancements	Improvements in L2 Cache ECC management allow identification of errors down to the address level. ECC enhancements also enable improved error injection and status reporting via the introduction of new memory mapped access to syndrome and data signals.
HPS to FPGA Interconnect Backbone	Although the HPS and the Logic Core can operate independently, they are tightly coupled via a high-bandwidth system interconnect built from high-performance ARM AMBA AXI bus bridges. IP bus masters in the FPGA fabric have access to HPS bus slaves via the FPGA-to-HPS interconnect. Similarly, HPS bus masters have access to bus slaves in the core fabric via the HPS-to-FPGA bridge. Both bridges are AMBA AXI-3 compliant and support simultaneous read and write transactions. Up to three masters within the core fabric can share the HPS SDRAM controller with the processor. Additionally, the processor can be used to configure the core fabric under program control via a dedicated 32-bit configuration port.
FPGA configuration and HPS booting	The FPGA fabric and HPS in the SoCs are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power.  You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility.
Security	New security features have been introduced for anti-tamper management, secure boot, encryption (AES), and authentication (SHA).



Scheme	Data Width	Max Clock Rate (MHz)	Max Data Rate (Mbps)	Decompression	Design Security <sup>(1</sup> 4)	Partial Reconfiguration (15)	Remote System Update
Fast passive	8 bits	100	3200	Yes	Yes	Yes <sup>(17)</sup>	PFL IP
parallel (FPP) through CPLD or	16 bits			Yes	Yes		core
external microcontroller	32 bits			Yes	Yes		
Configuration via	16 bits	100	3200	Yes	Yes	Yes <sup>(17)</sup>	_
HPS	32 bits			Yes	Yes		
Configuration via Protocol [CvP (PCIe*)]	x1, x2, x4, x8 lanes	_	8000	Yes	Yes	Yes <sup>(16)</sup>	_

You can configure Intel Arria 10 devices through PCIe using Configuration via Protocol (CvP). The Intel Arria 10 CvP implementation conforms to the PCIe 100 ms power-up-to-active time requirement.

### **SEU Error Detection and Correction**

Intel Arria 10 devices offer robust and easy-to-use single-event upset (SEU) error detection and correction circuitry.

The detection and correction circuitry includes protection for Configuration RAM (CRAM) programming bits and user memories. The CRAM is protected by a continuously running CRC error detection circuit with integrated ECC that automatically corrects one or two errors and detects higher order multi-bit errors. When more than two errors occur, correction is available through reloading of the core programming file, providing a complete design refresh while the FPGA continues to operate.

The physical layout of the Intel Arria 10 CRAM array is optimized to make the majority of multi-bit upsets appear as independent single-bit or double-bit errors which are automatically corrected by the integrated CRAM ECC circuitry. In addition to the CRAM protection, the M20K memory blocks also include integrated ECC circuitry and are layout-optimized for error detection and correction. The MLAB does not have ECC.

## **Power Management**

Intel Arria 10 devices leverage the advanced 20 nm process technology, a low 0.9 V core power supply, an enhanced core architecture, and several optional power reduction techniques to reduce total power consumption by as much as 40% compared to Arria V devices and as much as 60% compared to Stratix V devices.

<sup>(13)</sup> Enabling either compression or design security features affects the maximum data rate. Refer to the Intel Arria 10 Device Datasheet for more information.

<sup>(14)</sup> Encryption and compression cannot be used simultaneously.

<sup>(15)</sup> Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Intel for support.

<sup>(17)</sup> Supported at a maximum clock rate of 100 MHz.

### A10-OVERVIEW | 2018.04.09



July 2017 2017.  July 2017 2017.  May 2017 2017.  March 2017 2017.  October 2016 2016.  May 2016 2016.	sion	Changes
July 2017 2017.  July 2017 2017.  May 2017 2017.  March 2017 2017.  October 2016 2016.  May 2016 2016.		<ul> <li>Removed package code 40, low static power, SmartVID, industrial, and military operating temperature support from Sample Ordering Core and Available Options for Intel Arria 10 GT Devices figure.</li> <li>Updated short reach transceiver rate for Intel Arria 10 GT devices to 25.8 Gbps.</li> <li>Removed On-Die Instrumentation — EyeQ and Jitter Margin Tool support from PMA Features of the Transceivers in Intel Arria 10 Devices table.</li> </ul>
July 2017 2017.  May 2017 2017.  March 2017 2017.  October 2016 2016.  May 2016 2016.	.09.20	Updated the maximum speed of the DDR4 external memory interface from 1,333 MHz/2,666 Mbps to 1,200 MHz/2,400 Mbps.
May 2017 2017.  March 2017 2017.  October 2016 2016.  May 2016 2016.	.07.13	Corrected the automotive temperature range in the figure showing the available options for the Intel Arria 10 GX devices from "-40°C to 100°C" to "-40°C to 125°C".
March 2017 2017.  October 2016 2016.  May 2016 2016.	07.06	Added automotive temperature option to Intel Arria 10 GX device family.
October 2016 2016.  May 2016 2016.	.05.08	<ul> <li>Corrected protocol names with "1588" to "IEEE 1588v2".</li> <li>Updated the vertical migration table to remove vertical migration between Intel Arria 10 GX and Intel Arria 10 SX device variants.</li> <li>Removed all "Preliminary" marks.</li> </ul>
May 2016 2016.	.03.15	Removed the topic about migration from Intel Arria 10 to Intel Stratix 10 devices. Rebranded as Intel.
,	.10.31	<ul> <li>Removed package F36 from Intel Arria 10 GX devices.</li> <li>Updated Intel Arria 10 GT sample ordering code and maximum GX transceiver count. Intel Arria 10 GT devices are available only in the SF45 package option with a maximum of 72 transceivers.</li> </ul>
February 2016 2016.	05.02	Updated the FPGA Configuration and HPS Booting topic. Remove V <sub>CC</sub> PowerManager from the Summary of Features, Power Management and Arria 10 Device Variants and packages topics. This feature is no longer supported in Arria 10 devices. Removed LPDDR3 from the Memory Standards Supported by the HPS Hard Memory Controller table in the Memory Standards Supported by Intel Arria 10 Devices topic. This standard is only supported by the FPGA. Removed transceiver speed grade 5 from the Device Variants and Packages topic for Arria 10 GX and SX devices.
	02.11	<ul> <li>Changed the maximum Arria 10 GT datarate to 25.8 Gbps and the minimum datarate to 1 Gbps globally.</li> <li>Revised the state for Core clock networks in the Summary of Features topic.</li> <li>Changed the transceiver parameters in the "Summary of Features for Arria 10 Devices" table.</li> <li>Changed the transceiver parameters in the "Maximum Resource Counts for Arria 10 GT Devices" table.</li> <li>Changed the package availability for GT devices in the "Package Plan for Arria 10 GT Devices" table.</li> <li>Changed the package configurations for GT devices in the "Migration Capability Across Arria 10 Product Lines" figure.</li> <li>Changed transceiver parameters in the "Low Power Serial Transceivers" section.</li> <li>Changed the transceiver descriptions in the "Device Variants for the Arria 10 Device Family" table.</li> <li>Changed the "Sample Ordering Code and Available Options for Arria 10 GT Devices" figure.</li> <li>Changed the datarates for GT devices in the "PMA Features" section.</li> <li>Changed the datarates for GT devices in the "PCS Features" section.</li> </ul>

### Intel® Arria® 10 Device Overview

### A10-OVERVIEW | 2018.04.09



Date	Version	Changes
August 2014	2014.08.18	Updated Memory (Kb) M20K maximum resources for Arria 10 GX 660 devices from 42,660 to 42,620.
		Added GPIO columns consisting of LVDS I/O Bank and 3V I/O Bank in the Package Plan table.
		Added how to use memory interface clock frequency higher than 533 MHz in the I/O vertical migration.
		Added information to clarify that RLDRAM3 support uses hard PHY with soft memory controller.
		Added variable precision DSP blocks support for floating-point arithmetic.
June 2014	2014.06.19	Updated number of dedicated I/Os in the HPS block to 17.
February 2014	2014.02.21	Updated transceiver speed grade options for GT devices in Figure 2.
February 2014	2014.02.06	Updated data rate for Arria 10 GT devices from 28.1 Gbps to 28.3 Gbps.
December 2013	2013.12.10	Updated the HPS memory standards support from LPDDR2 to LPDDR3.     Updated HPS block diagram to include dedicated HPS I/O and FPGA Configuration blocks as well as repositioned SD/SDIO/MMC, DMA, SPI and NAND Flash with ECC blocks .
December 2013	2013.12.02	Initial release.