# E·XFL

## Intel - 10AS032H3F35E2LG Datasheet



Welcome to E-XFL.COM

#### Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

#### What are **Embedded - System On Chip (SoC)**?

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

#### Details

Product Status	Active
Architecture	MCU, FPGA
Core Processor	Dual ARM® Cortex®-A9 MPCore <sup>™</sup> with CoreSight <sup>™</sup>
Flash Size	-
RAM Size	256KB
Peripherals	DMA, POR, WDT
Connectivity	EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	1.5GHz
Primary Attributes	FPGA - 320K Logic Elements
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	1152-BBGA, FCBGA
Supplier Device Package	1152-FBGA, FC (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/10as032h3f35e2lg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





## Contents

	_
Intel <sup>®</sup> Arria <sup>®</sup> 10 Device Overview	
Key Advantages of Intel Arria 10 Devices	
Summary of Intel Arria 10 Features	
Intel Arria 10 Device Variants and Packages	
Intel Arria 10 GX	7
I/O Vertical Migration for Intel Arria 10 Devices	
Adaptive Logic Module	
Variable-Precision DSP Block	
Embedded Memory Blocks	
Embedded Memory Capacity in Intel Arria 1	0 Devices
Embedded Memory Configurations for Single	e-port Mode 22
Clock Networks and PLL Clock Sources	
Clock Networks	
FPGA General Purpose I/O	
External Memory Interface	
	10 Devices 24
PCIe Gen1, Gen2, and Gen3 Hard IP	
Enhanced PCS Hard IP for Interlaken and 10 Gbps	Ethernet26
Interlaken Support	
10 Gbps Ethernet Support	
Low Power Serial Transceivers	27
Transceiver Channels	
PMA Features	
PCS Features	
SoC with Hard Processor System	
Key Advantages of 20-nm HPS	
Features of the HPS	
FPGA Configuration and HPS Booting	
Hardware and Software Development	
Dynamic and Partial Reconfiguration	
Dynamic Reconfiguration	
Partial Reconfiguration	
Enhanced Configuration and Configuration via Prot	ocol
SEU Error Detection and Correction	
Power Management	
Incremental Compilation	
Document Revision History for Intel Arria 10 Devic	e Overview40



## Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview

The Intel<sup>®</sup> Arria<sup>®</sup> 10 device family consists of high-performance and power-efficient 20 nm mid-range FPGAs and SoCs.

Intel Arria 10 device family delivers:

- Higher performance than the previous generation of mid-range and high-end FPGAs.
- Power efficiency attained through a comprehensive set of power-saving technologies.

The Intel Arria 10 devices are ideal for high performance, power-sensitive, midrange applications in diverse markets.

Market	Applications
Wireless	<ul><li>Channel and switch cards in remote radio heads</li><li>Mobile backhaul</li></ul>
Wireline	<ul> <li>40G/100G muxponders and transponders</li> <li>100G line cards</li> <li>Bridging</li> <li>Aggregation</li> </ul>
Broadcast	<ul> <li>Studio switches</li> <li>Servers and transport</li> <li>Videoconferencing</li> <li>Professional audio and video</li> </ul>
Computing and Storage	<ul><li>Flash cache</li><li>Cloud computing servers</li><li>Server acceleration</li></ul>
Medical	<ul><li>Diagnostic scanners</li><li>Diagnostic imaging</li></ul>
Military	<ul> <li>Missile guidance and control</li> <li>Radar</li> <li>Electronic warfare</li> <li>Secure communications</li> </ul>

#### Table 1. Sample Markets and Ideal Applications for Intel Arria 10 Devices

#### **Related Information**

Intel Arria 10 Device Handbook: Known Issues Lists the planned updates to the *Intel Arria 10 Device Handbook* chapters.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





## **Key Advantages of Intel Arria 10 Devices**

## Table 2. Key Advantages of the Intel Arria 10 Device Family

Advantage	Supporting Feature
Enhanced core architecture	<ul> <li>Built on TSMC's 20 nm process technology</li> <li>60% higher performance than the previous generation of mid-range FPGAs</li> <li>15% higher performance than the fastest previous-generation FPGA</li> </ul>
High-bandwidth integrated transceivers	<ul> <li>Short-reach rates up to 25.8 Gigabits per second (Gbps)</li> <li>Backplane capability up to 12.5 Gbps</li> <li>Integrated 10GBASE-KR and 40GBASE-KR4 Forward Error Correction (FEC)</li> </ul>
Improved logic integration and hard IP blocks	<ul> <li>8-input adaptive logic module (ALM)</li> <li>Up to 65.6 megabits (Mb) of embedded memory</li> <li>Variable-precision digital signal processing (DSP) blocks</li> <li>Fractional synthesis phase-locked loops (PLLs)</li> <li>Hard PCI Express Gen3 IP blocks</li> <li>Hard memory controllers and PHY up to 2,400 Megabits per second (Mbps)</li> </ul>
Second generation hard processor system (HPS) with integrated ARM* Cortex*-A9* MPCore* processor	<ul> <li>Tight integration of a dual-core ARM Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Intel Arria 10 system-on-a-chip (SoC)</li> <li>Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric</li> </ul>
Advanced power savings	<ul> <li>Comprehensive set of advanced power saving features</li> <li>Power-optimized MultiTrack routing and core architecture</li> <li>Up to 40% lower power compared to previous generation of mid-range FPGAs</li> <li>Up to 60% lower power compared to previous generation of high-end FPGAs</li> </ul>

## **Summary of Intel Arria 10 Features**

#### Table 3. Summary of Features for Intel Arria 10 Devices

Feature	Description
Technology	<ul> <li>TSMC's 20-nm SoC process technology</li> <li>Allows operation at a lower V<sub>CC</sub> level of 0.82 V instead of the 0.9 V standard V<sub>CC</sub> core voltage</li> </ul>
Packaging	<ul> <li>1.0 mm ball-pitch Fineline BGA packaging</li> <li>0.8 mm ball-pitch Ultra Fineline BGA packaging</li> <li>Multiple devices with identical package footprints for seamless migration between different FPGA densities</li> <li>Devices with compatible package footprints allow migration to next generation high-end Stratix<sup>®</sup> 10 devices</li> <li>RoHS, leaded<sup>(1)</sup>, and lead-free (Pb-free) options</li> </ul>
High-performance FPGA fabric	<ul> <li>Enhanced 8-input ALM with four registers</li> <li>Improved multi-track routing architecture to reduce congestion and improve compilation time</li> <li>Hierarchical core clocking architecture</li> <li>Fine-grained partial reconfiguration</li> </ul>
Internal memory blocks	<ul> <li>M20K—20-Kb memory blocks with hard error correction code (ECC)</li> <li>Memory logic array block (MLAB)—640-bit memory</li> </ul>
	continued

<sup>&</sup>lt;sup>(1)</sup> Contact Intel for availability.



Feature	Description	
Low-power serial transceivers	<ul> <li>Continuous operating range: <ul> <li>Intel Arria 10 GX—1 Gbps to 17.4 Gbps</li> <li>Intel Arria 10 GT—1 Gbps to 25.8 Gbps</li> </ul> </li> <li>Backplane support: <ul> <li>Intel Arria 10 GX—up to 12.5</li> <li>Intel Arria 10 GT—up to 12.5</li> </ul> </li> <li>Extended range down to 125 Mbps with oversampling</li> <li>ATX transmit PLLs with user-configurable fractional synthesis capability</li> <li>Electronic Dispersion Compensation (EDC) support for XFP, SFP+, QSFP, and CFP optical module</li> <li>Adaptive linear and decision feedback equalization</li> <li>Transmitter pre-emphasis and de-emphasis</li> <li>Dynamic partial reconfiguration of individual transceiver channels</li> </ul>	
HPS (Intel Arria 10 SX devices only)	Processor and system       • Dual-core ARM Cortex-A9 MPCore processor—1.2 GHz CPU with 1.5 GHz overdrive capability         • 256 KB on-chip RAM and 64 KB on-chip ROM         • System peripherals—general-purpose timers, watchdog timers, di memory access (DMA) controller, FPGA configuration manager, ar clock and reset managers         • Security features—anti-tamper, secure boot, Advanced Encryptior Standard (AES) and authentication (SHA)         • ARM CoreSight* JTAG debug access port, trace port, and on-chip trace storage	nd n
	<ul> <li>External interfaces</li> <li>Hard memory interface—Hard memory controller (2,400 Mbps DE and 2,133 Mbps DDR3), Quad serial peripheral interface (QSPI) fl controller, NAND flash controller, direct memory access (DMA) controller, Secure Digital/MultiMediaCard (SD/MMC) controller</li> <li>Communication interface—10/100/1000 Ethernet media access control (MAC), USB On-The-GO (OTG) controllers, I<sup>2</sup>C controllers, UART 16550, serial peripheral interface (SPI), and up to 62 HPS GPIO interfaces (48 direct-share I/Os)</li> </ul>	lash
	Interconnects to core       • High-performance ARM AMBA* AXI bus bridges that support simultaneous read and write         • HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to iss transactions to slaves in the HPS, and vice versa         • Configuration bridge that allows HPS configuration manager to configure the core logic via dedicated 32-bit configuration port         • FPGA-to-HPS SDRAM controller bridge—provides configuration interfaces for the multiport front end (MPFE) of the HPS SDRAM controller	
Configuration	<ul> <li>Tamper protection—comprehensive design protection to protect your valuable IP investment</li> <li>Enhanced 256-bit advanced encryption standard (AES) design security with authentication</li> <li>Configuration via protocol (CvP) using PCIe Gen1, Gen2, or Gen3</li> </ul>	
	continue	d

 $<sup>^{(2)}\,</sup>$  Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



## **Available Options**

#### Figure 1. Sample Ordering Code and Available Options for Intel Arria 10 GX Devices



### **Related Information**

Transceiver Performance for Intel Arria 10 GX/SX Devices Provides more information about the transceiver speed grade.



# Table 6.Maximum Resource Counts for Intel Arria 10 GX Devices (GX 570, GX 660, GX 900, and GX 1150)

Resource			Product Line						
		GX 570	GX 660	GX 900	GX 1150				
Logic Elements	s (LE) (K)	570	660	900	1,150				
ALM		217,080	251,680	339,620	427,200				
Register		868,320	1,006,720	1,358,480	1,708,800				
Memory (Kb)	M20K	36,000	42,620	48,460	54,260				
	MLAB	5,096	5,788	9,386	12,984				
Variable-precis	Variable-precision DSP Block		1,687	1,518	1,518				
18 x 19 Multip	lier	3,046	3,374	3,036	3,036				
PLL	Fractional Synthesis	16	16	32	32				
	I/O	16	16	16	16				
17.4 Gbps Trai	nsceiver	48	48	96	96				
GPIO <sup>(3)</sup>		696	696	768	768				
LVDS Pair <sup>(4)</sup>		324	324 384		384				
PCIe Hard IP Block		2	2	4	4				
Hard Memory	Controller	16	16	16	16				

## Package Plan

## Table 7.Package Plan for Intel Arria 10 GX Devices (U19, F27, and F29)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

Product Line	U19 (19 mm × 19 mm, 484-pin UBGA)				F27 mm × 27 n 72-pin FBG/		F29 (29 mm × 29 mm, 780-pin FBGA)		
	3 V I/O	LVDS I/O	XCVR	3 V I/O	LVDS I/O	XCVR	3 V I/O	LVDS I/O	XCVR
GX 160	48	192	6	48	192	12	48	240	12
GX 220	48	192	6	48	192	12	48	240	12
GX 270	-	-	_	48	192	12	48	312	12
GX 320	-	-	_	48	192	12	48	312	12
GX 480	_	_	_	_	_	_	48	312	12



ES : Engineering sample

RoHS

**FPGA Fabric** 

Speed Grade

1 (fastest)

2 3

G : RoHS6 N : RoHS5 Contact Intel P : Leaded for availability

## **Available Options**

Family Variant .....

090 : 900K logic elements 115 : 1,150K logic elements

25.8 Gbps transceivers

Transceiver

1 (fastest)

2

Speed Grade

T : GT variant

Logic Density



Package Code

45 : 1,932 pins, 45 mm x 45 mm

### Figure 2. Sample Ordering Code and Available Options for Intel Arria 10 GT Devices



## **Maximum Resources**

#### Table 12. Maximum Resource Counts for Intel Arria 10 SX Devices

Resource		Product Line								
		SX 160	SX 220	SX 270	SX 320	SX 480	SX 570	SX 660		
Logic Elements	s (LE) (K)	160	220	270	320	480	570	660		
ALM		61,510	80,330	101,620	119,900	183,590	217,080	251,680		
Register		246,040	321,320	406,480	479,600	734,360	868,320	1,006,720		
Memory (Kb)	M20K	8,800	11,740	15,000	17,820	28,620	36,000	42,620		
	MLAB	1,050	1,690	2,452	2,727	4,164	5,096	5,788		
Variable-precision DSP Block		156	192	830	985	1,368	1,523	1,687		
18 x 19 Multiplier		312	384	1,660	1,970	2,736	3,046	3,374		
PLL	Fractional Synthesis	6	6	8	8	12	16	16		
	I/O	6	6	8	8	12	16	16		
17.4 Gbps Tra	nsceiver	12	12	24	24	36	48	48		
GPIO <sup>(8)</sup>		288	288	384	384	492	696	696		
LVDS Pair <sup>(9)</sup>		120	120	168	168	174	324	324		
PCIe Hard IP Block		1	1	2	2	2	2	2		
Hard Memory Controller		6	6	8	8	12	16	16		
ARM Cortex-A9 MPCore Processor		Yes	Yes	Yes	Yes	Yes	Yes	Yes		

## Package Plan

## Table 13.Package Plan for Intel Arria 10 SX Devices (U19, F27, F29, and F34)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.


Product Line	t Line U19 (19 mm × 19 mm, 484-pin UBGA)		F27 (27 mm × 27 mm, 672-pin FBGA)		F29 (29 mm × 29 mm, 780-pin FBGA)			F34 (35 mm × 35 mm, 1152-pin FBGA)				
	3 V I/O	LVDS I/O	XCVR	3 V I/O	LVDS I/O	XCVR	3 V I/O	LVDS I/O	XCVR	3 V I/O	LVDS I/O	XCVR
SX 160	48	144	6	48	192	12	48	240	12	_	-	-
SX 220	48	144	6	48	192	12	48	240	12	_	-	-
SX 270	-	-	_	48	192	12	48	312	12	48	336	24
SX 320	-	-	_	48	192	12	48	312	12	48	336	24
	continued											

<sup>&</sup>lt;sup>(8)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(9)</sup> Each LVDS I/O pair can be used as differential input or output.



#### Figure 5. ALM for Intel Arria 10 Devices



The Intel Quartus Prime software optimizes your design according to the ALM logic structure and automatically maps legacy designs into the Intel Arria 10 ALM architecture.

## **Variable-Precision DSP Block**

The Intel Arria 10 variable precision DSP blocks support fixed-point arithmetic and floating-point arithmetic.

Features for fixed-point arithmetic:

- High-performance, power-optimized, and fully registered multiplication operations
- 18-bit and 27-bit word lengths
- Two 18 x 19 multipliers or one 27 x 27 multiplier per DSP block
- Built-in addition, subtraction, and 64-bit double accumulation register to combine multiplication results
- Cascading 19-bit or 27-bit when pre-adder is disabled and cascading 18-bit when pre-adder is used to form the tap-delay line for filtering applications
- Cascading 64-bit output bus to propagate output results from one block to the next block without external logic support
- Hard pre-adder supported in 19-bit and 27-bit modes for symmetric filters
- Internal coefficient register bank in both 18-bit and 27-bit modes for filter implementation
- 18-bit and 27-bit systolic finite impulse response (FIR) filters with distributed output adder
- Biased rounding support



Variant	ariant Product Line	Variable- precision	Independent In Multiplicatio	put and Output ns Operator	18 x 19 Multiplier	18 x 18 Multiplier
		DSP Block	18 x 19 Multiplier	27 x 27 Multiplier	Adder Sum Mode	Adder Summed with 36 bit Input
	SX 320	984	1,968	984	984	984
	SX 480	1,368	2,736	1,368	1,368	1,368
	SX 570	1,523	3,046	1,523	1,523	1,523
	SX 660	1,687	3,374	1,687	1,687	1,687

## Table 17. Resources for Floating-Point Arithmetic in Intel Arria 10 Devices

The table lists the variable-precision DSP resources by bit precision for each Intel Arria 10 device.

Variant	Product Line	Variable- precision DSP Block	Single Precision Floating-Point Multiplication Mode	Single-Precision Floating-Point Adder Mode	Single- Precision Floating-Point Multiply Accumulate Mode	Peak Giga Floating- Point Operations per Second (GFLOPs)
Intel Arria 10 GX	GX 160	156	156	156	156	140
GA	GX 220	192	192	192	192	173
	GX 270	830	830	830	830	747
	GX 320	984	984	984	984	886
	GX 480	1,369	1,368	1,368	1,368	1,231
	GX 570	1,523	1,523	1,523	1,523	1,371
	GX 660	1,687	1,687	1,687	1,687	1,518
	GX 900	1,518	1,518	1,518	1,518	1,366
	GX 1150	1,518	1,518	1,518	1,518	1,366
Intel Arria 10	GT 900	1,518	1,518	1,518	1,518	1,366
GT	GT 1150	1,518	1,518	1,518	1,518	1,366
Intel Arria 10	SX 160	156	156	156	156	140
SX	SX 220	192	192	192	192	173
	SX 270	830	830	830	830	747
	SX 320	984	984	984	984	886
	SX 480	1,369	1,368	1,368	1,368	1,231
	SX 570	1,523	1,523	1,523	1,523	1,371
	SX 660	1,687	1,687	1,687	1,687	1,518

# **Embedded Memory Blocks**

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.



## **Types of Embedded Memory**

The Intel Arria 10 devices contain two types of memory blocks:

- 20 Kb M20K blocks—blocks of dedicated memory resources. The M20K blocks are ideal for larger memory arrays while still providing a large number of independent ports.
- 640 bit memory logic array blocks (MLABs)—enhanced memory blocks that are configured from dual-purpose logic array blocks (LABs). The MLABs are ideal for wide and shallow memory arrays. The MLABs are optimized for implementation of shift registers for digital signal processing (DSP) applications, wide and shallow FIFO buffers, and filter delay lines. Each MLAB is made up of ten adaptive logic modules (ALMs). In the Intel Arria 10 devices, you can configure these ALMs as ten 32 x 2 blocks, giving you one 32 x 20 simple dual-port SRAM block per MLAB.

## **Embedded Memory Capacity in Intel Arria 10 Devices**

	Product		:0K	MLAB		Total RAM Bit
Variant	Line	Block	RAM Bit (Kb)	Block	RAM Bit (Kb)	(Kb)
Intel Arria 10 GX	GX 160	440	8,800	1,680	1,050	9,850
	GX 220	587	11,740	2,703	1,690	13,430
	GX 270	750	15,000	3,922	2,452	17,452
	GX 320	891	17,820	4,363	2,727	20,547
	GX 480	1,431	28,620	6,662	4,164	32,784
	GX 570	1,800	36,000	8,153	5,096	41,096
	GX 660	2,131	42,620	9,260	5,788	48,408
	GX 900	2,423	48,460	15,017	9,386	57,846
	GX 1150	2,713	54,260	20,774	12,984	67,244
Intel Arria 10 GT	GT 900	2,423	48,460	15,017	9,386	57,846
	GT 1150	2,713	54,260	20,774	12,984	67,244
Intel Arria 10 SX	SX 160	440	8,800	1,680	1,050	9,850
	SX 220	587	11,740	2,703	1,690	13,430
	SX 270	750	15,000	3,922	2,452	17,452
	SX 320	891	17,820	4,363	2,727	20,547
	SX 480	1,431	28,620	6,662	4,164	32,784
	SX 570	1,800	36,000	8,153	5,096	41,096
	SX 660	2,131	42,620	9,260	5,788	48,408

#### Table 18. Embedded Memory Capacity and Distribution in Intel Arria 10 Devices



- Series ( $R_S$ ) and parallel ( $R_T$ ) on-chip termination (OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture

## **External Memory Interface**

Intel Arria 10 devices offer massive external memory bandwidth, with up to seven 32bit DDR4 memory interfaces running at up to 2,400 Mbps. This bandwidth provides additional ease of design, lower power, and resource efficiencies of hardened highperformance memory controllers.

The memory interface within Intel Arria 10 FPGAs and SoCs delivers the highest performance and ease of use. You can configure up to a maximum width of 144 bits when using the hard or soft memory controllers. If required, you can bypass the hard memory controller and use a soft controller implemented in the user logic.

Each I/O contains a hardened DDR read/write path (PHY) capable of performing key memory interface functionality such as read/write leveling, FIFO buffering to lower latency and improve margin, timing calibration, and on-chip termination.

The timing calibration is aided by the inclusion of hard microcontrollers based on Intel's Nios<sup>®</sup> II technology, specifically tailored to control the calibration of multiple memory interfaces. This calibration allows the Intel Arria 10 device to compensate for any changes in process, voltage, or temperature either within the Intel Arria 10 device itself, or within the external memory device. The advanced calibration algorithms ensure maximum bandwidth and robust timing margin across all operating conditions.

In addition to parallel memory interfaces, Intel Arria 10 devices support serial memory technologies such as the Hybrid Memory Cube (HMC). The HMC is supported by the Intel Arria 10 high-speed serial transceivers which connect up to four HMC links, with each link running at data rates up to 15 Gbps.

#### **Related Information**

#### External Memory Interface Spec Estimator

Provides a parametric tool that allows you to find and compare the performance of the supported external memory interfaces in IntelFPGAs.

## **Memory Standards Supported by Intel Arria 10 Devices**

The I/Os are designed to provide high performance support for existing and emerging external memory standards.



The scalable hard IP supports multiple independent 10GbE ports while using a single PLL for all the 10GBASE-R PCS instantiations, which saves on core logic resources and clock networks:

- Simplifies multiport 10GbE systems compared to XAUI interfaces that require an external XAUI-to-10G PHY.
- Incorporates Electronic Dispersion Compensation (EDC), which enables direct connection to standard 10 Gbps XFP and SFP+ pluggable optical modules.
- Supports backplane Ethernet applications and includes a hard 10GBASE-KR Forward Error Correction (FEC) circuit that you can use for 10 Gbps and 40 Gbps applications.

The 10 Gbps Ethernet PCS hard IP and 10GBASE-KR FEC are present in every transceiver channel.

#### **Related Information**

PCS Features on page 30

## **Low Power Serial Transceivers**

Intel Arria 10 FPGAs and SoCs include lowest power transceivers that deliver high bandwidth, throughput and low latency.

Intel Arria 10 devices deliver the industry's lowest power consumption per transceiver channel:

- 12.5 Gbps transceivers at as low as 242 mW
- 10 Gbps transceivers at as low as 168 mW
- 6 Gbps transceivers at as low as 117 mW

Intel Arria 10 transceivers support various data rates according to application:

- Chip-to-chip and chip-to-module applications—from 1 Gbps up to 25.8 Gbps
- Long reach and backplane applications—from 1 Gbps up to 12.5 with advanced adaptive equalization
- Critical power sensitive applications—from 1 Gbps up to 11.3 Gbps using lower power modes

The combination of 20 nm process technology and architectural advances provide the following benefits:

- Significant reduction in die area and power consumption
- Increase of up to two times in transceiver I/O density compared to previous generation devices while maintaining optimal signal integrity
- Up to 72 total transceiver channels—you can configure up to 6 of these channels to run as fast as 25.8 Gbps
- All channels feature continuous data rate support up to the maximum rated speed



PCS	Description
Standard PCS	<ul> <li>Operates at a data rate up to 12 Gbps</li> <li>Supports protocols such as PCI-Express, CPRI 4.2+, GigE, IEEE 1588 in Hard PCS</li> <li>Implements other protocols using Basic/Custom (Standard PCS) transceiver configuration rules.</li> </ul>
Enhanced PCS	<ul> <li>Performs functions common to most serial data industry standards, such as word alignment, encoding/decoding, and framing, before data is sent or received off-chip through the PMA</li> <li>Handles data transfer to and from the FPGA fabric</li> <li>Handles data transfer internally to and from the PMA</li> <li>Provides frequency compensation</li> <li>Performs channel bonding for multi-channel low skew applications</li> </ul>
PCIe Gen3 PCS	<ul> <li>Supports the seamless switching of Data and Clock between the Gen1, Gen2, and Gen3 data rates</li> <li>Provides support for PIPE 3.0 features</li> <li>Supports the PIPE interface with the Hard IP enabled, as well as with the Hard IP bypassed</li> </ul>

#### **Related Information**

- PCIe Gen1, Gen2, and Gen3 Hard IP on page 26
- Interlaken Support on page 26
- 10 Gbps Ethernet Support on page 26

## **PCS Protocol Support**

This table lists some of the protocols supported by the Intel Arria 10 transceiver PCS. For more information about the blocks in the transmitter and receiver data paths, refer to the related information.

Protocol	Data Rate (Gbps)	Transceiver IP	PCS Support
PCIe Gen3 x1, x2, x4, x8	8.0	Native PHY (PIPE)	Standard PCS and PCIe Gen3 PCS
PCIe Gen2 x1, x2, x4, x8	5.0	Native PHY (PIPE)	Standard PCS
PCIe Gen1 x1, x2, x4, x8	2.5	Native PHY (PIPE)	Standard PCS
1000BASE-X Gigabit Ethernet	1.25	Native PHY	Standard PCS
1000BASE-X Gigabit Ethernet with IEEE 1588v2	1.25	Native PHY	Standard PCS
10GBASE-R	10.3125	Native PHY	Enhanced PCS
10GBASE-R with IEEE 1588v2	10.3125	Native PHY	Enhanced PCS
10GBASE-R with KR FEC	10.3125	Native PHY	Enhanced PCS
10GBASE-KR and 1000BASE-X	10.3125	1G/10GbE and 10GBASE-KR PHY	Standard PCS and Enhanced PCS
Interlaken (CEI-6G/11G)	3.125 to 17.4	Native PHY	Enhanced PCS
SFI-S/SFI-5.2	11.2	Native PHY	Enhanced PCS
10G SDI	10.692	Native PHY	Enhanced PCS
			continued



Protocol	Data Rate (Gbps)	Transceiver IP	PCS Support
CPRI 6.0 (64B/66B)	0.6144 to 10.1376	Native PHY	Enhanced PCS
CPRI 4.2 (8B/10B)	0.6144 to 9.8304	Native PHY	Standard PCS
OBSAI RP3 v4.2	0.6144 to 6.144	Native PHY	Standard PCS
SD-SDI/HD-SDI/3G-SDI	0.143 <sup>(12)</sup> to 2.97	Native PHY	Standard PCS

### **Related Information**

#### Intel Arria 10 Transceiver PHY User Guide

Provides more information about the supported transceiver protocols and PHY IP, the PMA architecture, and the standard, enhanced, and PCIe Gen3 PCS architecture.

## SoC with Hard Processor System

Each SoC device combines an FPGA fabric and a hard processor system (HPS) in a single device. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP in these ways:

- Reduces board space, system power, and bill of materials cost by eliminating a discrete embedded processor
- Allows you to differentiate the end product in both hardware and software, and to support virtually any interface standard
- Extends the product life and revenue through in-field hardware and software updates

<sup>&</sup>lt;sup>(12)</sup> The 0.143 Gbps data rate is supported using oversampling of user logic that you must implement in the FPGA fabric.



## **FPGA Configuration and HPS Booting**

The FPGA fabric and HPS in the SoC FPGA must be powered at the same time. You can reduce the clock frequencies or gate the clocks to reduce dynamic power.

Once powered, the FPGA fabric and HPS can be configured independently thus providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or partially reconfigure the FPGA fabric at any time under software control. The HPS can also configure other FPGAs on the board through the FPGA configuration controller.
- Configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.

## **Hardware and Software Development**

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Platform Designer system integration tool in the Intel Quartus Prime software.

For software development, the ARM-based SoC FPGA devices inherit the rich software development ecosystem available for the ARM Cortex-A9 MPCore processor. The software development process for Intel SoC FPGAs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux\*, VxWorks\*, and other operating systems are available for the SoC FPGAs. For more information on the operating systems support availability, contact the Intel FPGA sales team.

You can begin device-specific firmware and software development on the Intel SoC FPGA Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

## **Dynamic and Partial Reconfiguration**

The Intel Arria 10 devices support dynamic and partial reconfiguration. You can use dynamic and partial reconfiguration simultaneously to enable seamless reconfiguration of both the device core and transceivers.

## **Dynamic Reconfiguration**

You can reconfigure the PMA and PCS blocks while the device continues to operate. This feature allows you to change the data rates, protocol, and analog settings of a channel in a transceiver bank without affecting on-going data transfer in other transceiver banks. This feature is ideal for applications that require dynamic multiprotocol or multirate support.

## **Partial Reconfiguration**

Using partial reconfiguration, you can reconfigure some parts of the device while keeping the device in operation.



Instead of placing all device functions in the FPGA fabric, you can store some functions that do not run simultaneously in external memory and load them only when required. This capability increases the effective logic density of the device, and lowers cost and power consumption.

In the Intel solution, you do not have to worry about intricate device architecture to perform a partial reconfiguration. The partial reconfiguration capability is built into the Intel Quartus Prime design software, making such time-intensive task simple.

Intel Arria 10 devices support partial reconfiguration in the following configuration options:

- Using an internal host:
  - All supported configuration modes where the FPGA has access to external memory devices such as serial and parallel flash memory.
  - Configuration via Protocol [CvP (PCIe)]
- Using an external host—passive serial (PS), fast passive parallel (FPP) x8, FPP x16, and FPP x32 I/O interface.

## **Enhanced Configuration and Configuration via Protocol**

### Table 25. Configuration Schemes and Features of Intel Arria 10 Devices

Intel Arria 10 devices support 1.8 V programming voltage and several configuration schemes.

Scheme	Data Width	Max Clock Rate (MHz)	Max Data Rate (Mbps) (13)	Decompression	Design Security <sup>(1</sup> 4)	Partial Reconfiguration (15)	Remote System Update
JTAG	1 bit	33	33	_	-	Yes <sup>(16)</sup>	-
Active Serial (AS) through the EPCQ-L configuration device	1 bit, 4 bits	100	400	Yes	Yes	Yes <sup>(16)</sup>	Yes
Passive serial (PS) through CPLD or external microcontroller	1 bit	100	100	Yes	Yes	Yes <sup>(16)</sup>	Parallel Flash Loader (PFL) IP core
continued					ntinued		

<sup>&</sup>lt;sup>(13)</sup> Enabling either compression or design security features affects the maximum data rate. Refer to the Intel Arria 10 Device Datasheet for more information.

<sup>&</sup>lt;sup>(14)</sup> Encryption and compression cannot be used simultaneously.

<sup>&</sup>lt;sup>(15)</sup> Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Intel for support.

<sup>&</sup>lt;sup>(16)</sup> Partial configuration can be performed only when it is configured as internal host.

#### Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview A10-OVERVIEW | 2018.04.09



September 2017 July 2017 July 2017 May 2017 May 2017	2017.09.20 2017.07.13 2017.07.06 2017.05.08	<ul> <li>Removed package code 40, low static power, SmartVID, industrial, and military operating temperature support from <i>Sample Ordering Core and Available Options for Intel Arria 10 GT Devices</i> figure.</li> <li>Updated short reach transceiver rate for Intel Arria 10 GT devices to 25.8 Gbps.</li> <li>Removed On-Die Instrumentation — EyeQ and Jitter Margin Tool support from <i>PMA Features of the Transceivers in Intel Arria 10 Devices</i> table.</li> <li>Updated the maximum speed of the DDR4 external memory interface from 1,333 MHz/2,666 Mbps to 1,200 MHz/2,400 Mbps.</li> <li>Corrected the automotive temperature range in the figure showing the available options for the Intel Arria 10 GX devices from "-40°C to 125°C".</li> <li>Added automotive temperature option to Intel Arria 10 GX device family.</li> <li>Corrected protocol names with "1588" to "IEEE 1588v2".</li> <li>Updated the vertical migration table to remove vertical migration between Intel Arria 10 GX and Intel Arria 10 SX device variants.</li> </ul>
July 2017 July 2017 May 2017	2017.07.13 2017.07.06	<ul> <li>1,333 MHz/2,666 Mbps to 1,200 MHz/2,400 Mbps.</li> <li>Corrected the automotive temperature range in the figure showing the available options for the Intel Arria 10 GX devices from "-40°C to 100°C" to "-40°C to 125°C".</li> <li>Added automotive temperature option to Intel Arria 10 GX device family.</li> <li>Corrected protocol names with "1588" to "IEEE 1588v2".</li> <li>Updated the vertical migration table to remove vertical migration</li> </ul>
July 2017 May 2017	2017.07.06	<ul> <li>available options for the Intel Arria 10 GX devices from "-40°C to 100°C" to "-40°C to 125°C".</li> <li>Added automotive temperature option to Intel Arria 10 GX device family.</li> <li>Corrected protocol names with "1588" to "IEEE 1588v2".</li> <li>Updated the vertical migration table to remove vertical migration</li> </ul>
May 2017		<ul> <li>Corrected protocol names with "1588" to "IEEE 1588v2".</li> <li>Updated the vertical migration table to remove vertical migration</li> </ul>
	2017.05.08	Updated the vertical migration table to remove vertical migration
March 2017		Removed all "Preliminary" marks.
	2017.03.15	<ul> <li>Removed the topic about migration from Intel Arria 10 to Intel Stratix 10 devices.</li> <li>Rebranded as Intel.</li> </ul>
October 2016	2016.10.31	<ul> <li>Removed package F36 from Intel Arria 10 GX devices.</li> <li>Updated Intel Arria 10 GT sample ordering code and maximum GX transceiver count. Intel Arria 10 GT devices are available only in the SF45 package option with a maximum of 72 transceivers.</li> </ul>
May 2016	2016.05.02	<ul> <li>Updated the FPGA Configuration and HPS Booting topic.</li> <li>Remove V<sub>CC</sub> PowerManager from the Summary of Features, Power Management and Arria 10 Device Variants and packages topics. This feature is no longer supported in Arria 10 devices.</li> <li>Removed LPDDR3 from the Memory Standards Supported by the HPS Hard Memory Controller table in the Memory Standards Supported by Intel Arria 10 Devices topic. This standard is only supported by the FPGA.</li> <li>Removed transceiver speed grade 5 from the Device Variants and Packages topic for Arria 10 GX and SX devices.</li> </ul>
February 2016	2016.02.11	<ul> <li>Changed the maximum Arria 10 GT datarate to 25.8 Gbps and the minimum datarate to 1 Gbps globally.</li> <li>Revised the state for Core clock networks in the Summary of Features topic.</li> <li>Changed the transceiver parameters in the "Summary of Features for Arria 10 Devices" table.</li> <li>Changed the transceiver parameters in the "Maximum Resource Counts for Arria 10 GT Devices" table.</li> <li>Changed the package availability for GT devices in the "Package Plan for Arria 10 GT Devices" table.</li> <li>Changed the package configurations for GT devices in the "Migration Capability Across Arria 10 Product Lines" figure.</li> <li>Changed the transceiver descriptions in the "Device Variants for the Arria 10 Device Family" table.</li> <li>Changed the "Sample Ordering Code and Available Options for Arria 10 GT Devices" figure.</li> <li>Changed the datarates for GT devices in the "PMA Features" section.</li> <li>Changed the datarates for GT devices in the "PCS Features" section.</li> </ul>

#### Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview A10-OVERVIEW | 2018.04.09



Date	Version	Changes
December 2015	2015.12.14	• Updated the number of M20K memory blocks for Arria 10 GX 660 from 2133 to 2131 and corrected the total RAM bit from 48,448 Kb to 48,408 Kb.
		Corrected the number of DSP blocks for Arria 10 GX 660 from 1688 to 1687 in the table listing floating-point arithmetic resources.
November 2015	2015.11.02	• Updated the maximum resources for Arria 10 GX 220, GX 320, GX 480, GX 660, SX 220, SX 320, SX 480, and SX 660.
		<ul> <li>Updated resource count for Arria 10 GX 320, GX 480, GX 660, SX 320, SX 480, a SX 660 devices in Number of Multipliers in Intel Arria 10 Devices table.</li> </ul>
		<ul><li>Updated the available options for Arria 10 GX, GT, and SX.</li><li>Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li></ul>
June 2015	2015.06.15	Corrected label for Intel Arria 10 GT product lines in the vertical migration figure.
May 2015	2015.05.15	Corrected the DDR3 half rate and quarter rate maximum frequencies in the table that lists the memory standards supported by the Intel Arria 10 hard memory controller.
May 2015	2015.05.04	<ul> <li>Added support for 13.5G JESD204b in the Summary of Features table.</li> <li>Added a link to Arria 10 GT Channel Usage in the Arria 10 GT Package Plan topic.</li> </ul>
		Added a note to the table, Maximum Resource Counts for Arria 10 GT devices.
		Updated the power requirements of the transceivers in the Low Power Serial Transceivers topic.
January 2015	2015.01.23	Added floating point arithmetic features in the Summary of Features table.
		• Updated the total embedded memory from 38.38 megabits (Mb) to 65.6 Mb.
		Updated the table that lists the memory standards supported by Intel Arria 10 devices.
		<ul> <li>Removed support for DDR3U, LPDDR3 SDRAM, RLDRAM 2, and DDR2.</li> <li>Moved RLDRAM 3 support from hard memory controller to soft memory controller. RLDRAM 3 support uses hard PHY with soft memory controller.</li> </ul>
		Added soft memory controller support for QDR IV.
		• Updated the maximum resource count table to include the number of hard memory controllers available in each device variant.
		<ul> <li>Updated the transceiver PCS data rate from 12.5 Gbps to 12 Gbps.</li> <li>Updated the max clock rate of PS, FPP x8, FPP x16, and Configuration</li> </ul>
		via HPS from 125 MHz to 100 MHz.
		<ul> <li>Added a feature for fractional synthesis PLLs: PLL cascading.</li> <li>Updated the HPS programmable general-purpose I/Os from 54 to 62.</li> </ul>
September 2014	2014.09.30	Corrected the 3 V I/O and LVDS I/O counts for F35 and F36 packages
		<ul> <li>of Arria 10 GX.</li> <li>Corrected the 3 V I/O, LVDS I/O, and transceiver counts for the NF40 package of the Arria CX 570 and 660.</li> </ul>
		<ul> <li>package of the Arria GX 570 and 660.</li> <li>Removed 3 V I/O, LVDS I/O, and transceiver counts for the NF40 package of the Arria GX 900 and 1150. The NF40 package is not available for Arria 10 GX 900 and 1150.</li> </ul>
		continued

#### Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview A10-OVERVIEW | 2018.04.09



Date	Version	Changes
August 2014	2014.08.18	Updated Memory (Kb) M20K maximum resources for Arria 10 GX 660 devices from 42,660 to 42,620.
		<ul> <li>Added GPIO columns consisting of LVDS I/O Bank and 3V I/O Bank in the Package Plan table.</li> </ul>
		• Added how to use memory interface clock frequency higher than 533 MHz in the I/O vertical migration.
		<ul> <li>Added information to clarify that RLDRAM3 support uses hard PHY with soft memory controller.</li> </ul>
		Added variable precision DSP blocks support for floating-point arithmetic.
June 2014	2014.06.19	Updated number of dedicated I/Os in the HPS block to 17.
February 2014	2014.02.21	Updated transceiver speed grade options for GT devices in Figure 2.
February 2014	2014.02.06	Updated data rate for Arria 10 GT devices from 28.1 Gbps to 28.3 Gbps.
December 2013	2013.12.10	<ul> <li>Updated the HPS memory standards support from LPDDR2 to LPDDR3.</li> <li>Updated HPS block diagram to include dedicated HPS I/O and FPGA Configuration blocks as well as repositioned SD/SDIO/MMC, DMA, SPI and NAND Flash with ECC blocks .</li> </ul>
December 2013	2013.12.02	Initial release.