# E·XFL

## Intel - 10AS048E3F29E2LG Datasheet



Welcome to E-XFL.COM

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

#### What are Embedded - System On Chip (SoC)?

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

#### Details

| Product Status          | Active  |
|-------------------------|---|
| Architecture            | MCU, FPGA   |
| Core Processor          | Dual ARM <sup>®</sup> Cortex <sup>®</sup> -A9 MPCore <sup>™</sup> with CoreSight <sup>™</sup> |
| Flash Size              | -   |
| RAM Size                | 256КВ   |
| Peripherals             | DMA, POR, WDT   |
| Connectivity            | EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG                    |
| Speed                   | 1.5GHz  |
| Primary Attributes      | FPGA - 480K Logic Elements  |
| Operating Temperature   | 0°C ~ 100°C (TJ)  |
| Package / Case          | 780-BBGA, FCBGA   |
| Supplier Device Package | 780-FBGA, FC (29x29)  |
| Purchase URL            | https://www.e-xfl.com/product-detail/intel/10as048e3f29e2lg                                   |
|                         |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





## Contents

|  | _              |
|--|----------------|
| Intel <sup>®</sup> Arria <sup>®</sup> 10 Device Overview |                |
| Key Advantages of Intel Arria 10 Devices                 |                |
| Summary of Intel Arria 10 Features                       |                |
| Intel Arria 10 Device Variants and Packages              |                |
| Intel Arria 10 GX  | 7              |
|  |                |
|  |                |
| I/O Vertical Migration for Intel Arria 10 Devices        |                |
| Adaptive Logic Module                                    |                |
| Variable-Precision DSP Block                             |                |
| Embedded Memory Blocks                                   |                |
|  |                |
| Embedded Memory Capacity in Intel Arria 1                | 0 Devices      |
| Embedded Memory Configurations for Single                | e-port Mode 22 |
| Clock Networks and PLL Clock Sources                     |                |
| Clock Networks   |                |
|  |                |
| FPGA General Purpose I/O                                 |                |
| External Memory Interface                                |                |
|  | 10 Devices 24  |
| PCIe Gen1, Gen2, and Gen3 Hard IP                        |                |
| Enhanced PCS Hard IP for Interlaken and 10 Gbps          | Ethernet26     |
| Interlaken Support                                       |                |
| 10 Gbps Ethernet Support                                 |                |
| Low Power Serial Transceivers                            | 27             |
| Transceiver Channels                                     |                |
| PMA Features   |                |
| PCS Features   |                |
| SoC with Hard Processor System                           |                |
| Key Advantages of 20-nm HPS                              |                |
| Features of the HPS                                      |                |
| FPGA Configuration and HPS Booting                       |                |
| Hardware and Software Development                        |                |
| Dynamic and Partial Reconfiguration                      |                |
| Dynamic Reconfiguration                                  |                |
| Partial Reconfiguration                                  |                |
| Enhanced Configuration and Configuration via Prot        | ocol           |
| SEU Error Detection and Correction                       |                |
| Power Management   |                |
| Incremental Compilation                                  |                |
| Document Revision History for Intel Arria 10 Devic       | e Overview40   |



| Feature                                    | Description  |         |  |  |  |
|--|--|---------|--|--|--|
| Low-power serial<br>transceivers           | <ul> <li>Continuous operating range: <ul> <li>Intel Arria 10 GX—1 Gbps to 17.4 Gbps</li> <li>Intel Arria 10 GT—1 Gbps to 25.8 Gbps</li> </ul> </li> <li>Backplane support: <ul> <li>Intel Arria 10 GX—up to 12.5</li> <li>Intel Arria 10 GT—up to 12.5</li> </ul> </li> <li>Extended range down to 125 Mbps with oversampling</li> <li>ATX transmit PLLs with user-configurable fractional synthesis capability</li> <li>Electronic Dispersion Compensation (EDC) support for XFP, SFP+, QSFP, and CFP optical module</li> <li>Adaptive linear and decision feedback equalization</li> <li>Transmitter pre-emphasis and de-emphasis</li> <li>Dynamic partial reconfiguration of individual transceiver channels</li> </ul> |         |  |  |  |
| HPS<br>(Intel Arria 10 SX<br>devices only) | Processor and system       • Dual-core ARM Cortex-A9 MPCore processor—1.2 GHz CPU with 1.5 GHz overdrive capability         • 256 KB on-chip RAM and 64 KB on-chip ROM         • System peripherals—general-purpose timers, watchdog timers, di memory access (DMA) controller, FPGA configuration manager, ar clock and reset managers         • Security features—anti-tamper, secure boot, Advanced Encryptior Standard (AES) and authentication (SHA)         • ARM CoreSight* JTAG debug access port, trace port, and on-chip trace storage   | nd<br>n |  |  |  |
|  | <ul> <li>External interfaces</li> <li>Hard memory interface—Hard memory controller (2,400 Mbps DE and 2,133 Mbps DDR3), Quad serial peripheral interface (QSPI) fl controller, NAND flash controller, direct memory access (DMA) controller, Secure Digital/MultiMediaCard (SD/MMC) controller</li> <li>Communication interface—10/100/1000 Ethernet media access control (MAC), USB On-The-GO (OTG) controllers, I<sup>2</sup>C controllers, UART 16550, serial peripheral interface (SPI), and up to 62 HPS GPIO interfaces (48 direct-share I/Os)</li> </ul>  | lash    |  |  |  |
|  | Interconnects to core       • High-performance ARM AMBA* AXI bus bridges that support simultaneous read and write         • HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to iss transactions to slaves in the HPS, and vice versa         • Configuration bridge that allows HPS configuration manager to configure the core logic via dedicated 32-bit configuration port         • FPGA-to-HPS SDRAM controller bridge—provides configuration interfaces for the multiport front end (MPFE) of the HPS SDRAM controller   |         |  |  |  |
| Configuration                              | <ul> <li>Tamper protection—comprehensive design protection to protect your valuable IP investment</li> <li>Enhanced 256-bit advanced encryption standard (AES) design security with authentication</li> <li>Configuration via protocol (CvP) using PCIe Gen1, Gen2, or Gen3</li> </ul>   |         |  |  |  |
|  | continue   | d       |  |  |  |

 $<sup>^{(2)}\,</sup>$  Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



| Feature            | Description   |
|--------------------|---|
|                    | <ul> <li>Dynamic reconfiguration of the transceivers and PLLs</li> <li>Fine-grained partial reconfiguration of the core fabric</li> <li>Active Serial x4 Interface</li> </ul>   |
| Power management   | <ul> <li>SmartVID</li> <li>Low static power device options</li> <li>Programmable Power Technology</li> <li>Intel Quartus Prime integrated power analysis</li> </ul>   |
| Software and tools | <ul> <li>Intel Quartus Prime design suite</li> <li>Transceiver toolkit</li> <li>Platform Designer system integration tool</li> <li>DSP Builder for Intel FPGAs</li> <li>OpenCL<sup>™</sup> support</li> <li>Intel SoC FPGA Embedded Design Suite (EDS)</li> </ul> |

## **Related Information**

#### Intel Arria 10 Transceiver PHY Overview Provides details on Intel Arria 10 transceivers.

## **Intel Arria 10 Device Variants and Packages**

#### Table 4. Device Variants for the Intel Arria 10 Device Family

| Variant           | Description   |
|-------------------|---|
| Intel Arria 10 GX | FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.  |
| Intel Arria 10 GT | <ul> <li>FPGA featuring:</li> <li>17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.</li> <li>25.8 Gbps transceivers for supporting CAUI-4 and CEI-25G applications with CFP2 and CFP4 modules.</li> </ul> |
| Intel Arria 10 SX | SoC integrating ARM-based HPS and FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.  |

## **Intel Arria 10 GX**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

#### **Related Information**

#### Intel FPGA Product Selector

Provides the latest information on Intel products.



## **Maximum Resources**

## Table 5.Maximum Resource Counts for Intel Arria 10 GX Devices (GX 160, GX 220, GX<br/>270, GX 320, and GX 480)

| Resource                     |                         |         |         | Product Line |         |         |
|------------------------------|-------------------------|---------|---------|--------------|---------|---------|
|                              |                         | GX 160  | GX 220  | GX 270       | GX 320  | GX 480  |
| Logic Elements               | (LE) (K)                | 160     | 220     | 270          | 320     | 480     |
| ALM                          |                         | 61,510  | 80,330  | 101,620      | 119,900 | 183,590 |
| Register                     |                         | 246,040 | 321,320 | 406,480      | 479,600 | 734,360 |
| Memory (Kb)                  | M20K                    | 8,800   | 11,740  | 15,000       | 17,820  | 28,620  |
| MLAB                         |                         | 1,050   | 1,690   | 2,452        | 2,727   | 4,164   |
| Variable-precision DSP Block |                         | 156     | 192     | 830          | 985     | 1,368   |
| 18 x 19 Multipli             | er                      | 312     | 384     | 1,660        | 1,970   | 2,736   |
| PLL                          | Fractional<br>Synthesis | 6       | 6       | 8            | 8       | 12      |
|                              | I/O                     | 6       | 6       | 8            | 8       | 12      |
| 17.4 Gbps Trans              | sceiver                 | 12      | 12      | 24           | 24      | 36      |
| GPIO <sup>(3)</sup>          |                         | 288     | 288     | 384          | 384     | 492     |
| LVDS Pair <sup>(4)</sup>     |                         | 120     | 120     | 168          | 168     | 222     |
| PCIe Hard IP Block           |                         | 1       | 1       | 2            | 2       | 2       |
| Hard Memory C                | ontroller               | 6       | 6       | 8            | 8       | 12      |

<sup>&</sup>lt;sup>(3)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>&</sup>lt;sup>(4)</sup> Each LVDS I/O pair can be used as differential input or output.



## Table 6.Maximum Resource Counts for Intel Arria 10 GX Devices (GX 570, GX 660, GX 900, and GX 1150)

| Re                          | source                       |         | Product Line |           |           |  |  |  |
|-----------------------------|------------------------------|---------|--------------|-----------|-----------|--|--|--|
|                             |                              | GX 570  | GX 660       | GX 900    | GX 1150   |  |  |  |
| Logic Elements              | s (LE) (K)                   | 570     | 660          | 900       | 1,150     |  |  |  |
| ALM                         |                              | 217,080 | 251,680      | 339,620   | 427,200   |  |  |  |
| Register                    |                              | 868,320 | 1,006,720    | 1,358,480 | 1,708,800 |  |  |  |
| Memory (Kb)                 | M20K                         | 36,000  | 42,620       | 48,460    | 54,260    |  |  |  |
| MLAB                        |                              | 5,096   | 5,788        | 9,386     | 12,984    |  |  |  |
| Variable-precis             | Variable-precision DSP Block |         | 1,687        | 1,518     | 1,518     |  |  |  |
| 18 x 19 Multip              | lier                         | 3,046   | 3,374        | 3,036     | 3,036     |  |  |  |
| PLL Fractional<br>Synthesis |                              | 16      | 16           | 32        | 32        |  |  |  |
|                             | I/O                          | 16      | 16           | 16        | 16        |  |  |  |
| 17.4 Gbps Trai              | nsceiver                     | 48      | 48           | 96        | 96        |  |  |  |
| GPIO <sup>(3)</sup>         | GPIO <sup>(3)</sup>          |         | 696          | 768       | 768       |  |  |  |
| LVDS Pair <sup>(4)</sup>    |                              | 324     | 324          | 384       | 384       |  |  |  |
| PCIe Hard IP Block          |                              | 2       | 2            | 4         | 4         |  |  |  |
| Hard Memory                 | Controller                   | 16      | 16           | 16        | 16        |  |  |  |

## Package Plan

## Table 7.Package Plan for Intel Arria 10 GX Devices (U19, F27, and F29)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line |         | U19<br>(19 mm × 19 mm,<br>484-pin UBGA) |      | F27<br>(27 mm × 27 mm,<br>672-pin FBGA) |                       |    | F29<br>mm × 29 n<br>30-pin FBG/ |          |      |
|--------------|---------|---|------|---|-----------------------|----|---------------------------------|----------|------|
|              | 3 V I/O | LVDS I/O                                | XCVR | 3 V I/O                                 | 3 V I/O LVDS I/O XCVR |    |                                 | LVDS I/O | XCVR |
| GX 160       | 48      | 192                                     | 6    | 48                                      | 192                   | 12 | 48                              | 240      | 12   |
| GX 220       | 48      | 192                                     | 6    | 48                                      | 192                   | 12 | 48                              | 240      | 12   |
| GX 270       | -       | -                                       | _    | 48                                      | 192                   | 12 | 48                              | 312      | 12   |
| GX 320       | -       | -                                       | _    | 48                                      | 192                   | 12 | 48                              | 312      | 12   |
| GX 480       | _       | _                                       | _    | _                                       | _                     | _  | 48                              | 312      | 12   |



ES : Engineering sample

RoHS

**FPGA Fabric** 

Speed Grade

1 (fastest)

2 3

G : RoHS6 N : RoHS5 Contact Intel P : Leaded for availability

## **Available Options**

Family Variant .....

090 : 900K logic elements 115 : 1,150K logic elements

25.8 Gbps transceivers

Transceiver

1 (fastest)

2

Speed Grade

T : GT variant

Logic Density



Package Code

45 : 1,932 pins, 45 mm x 45 mm

## Figure 2. Sample Ordering Code and Available Options for Intel Arria 10 GT Devices



## **Maximum Resources**

#### Table 10. Maximum Resource Counts for Intel Arria 10 GT Devices

| Reso                         | urce                 | Produ     | ct Line           |
|------------------------------|----------------------|-----------|-------------------|
|                              |                      | GT 900    | GT 1150           |
| Logic Elements (LE) (K)      |                      | 900       | 1,150             |
| ALM                          |                      | 339,620   | 427,200           |
| Register                     |                      | 1,358,480 | 1,708,800         |
| Memory (Kb)                  | M20K                 | 48,460    | 54,260            |
|                              | MLAB                 | 9,386     | 12,984            |
| Variable-precision DSP Block |                      | 1,518     | 1,518             |
| 18 x 19 Multiplier           |                      | 3,036     | 3,036             |
| PLL                          | Fractional Synthesis | 32        | 32                |
|                              | I/O                  | 16        | 16                |
| Transceiver                  | 17.4 Gbps            | 72 (5)    | 72 <sup>(5)</sup> |
|                              | 25.8 Gbps            | 6         | 6                 |
| GPIO <sup>(6)</sup>          |                      | 624       | 624               |
| LVDS Pair <sup>(7)</sup>     |                      | 312       | 312               |
| PCIe Hard IP Block           |                      | 4         | 4                 |
| Hard Memory Controller       |                      | 16        | 16                |

#### **Related Information**

#### Intel Arria 10 GT Channel Usage

Configuring GT/GX channels in Intel Arria 10 GT devices.

## Package Plan

#### Table 11.Package Plan for Intel Arria 10 GT Devices

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | SF45<br>(45 mm × 45 mm, 1932-pin FBGA) |          |      |  |
|--------------|--|----------|------|--|
|              | 3 V I/O                                | LVDS I/O | XCVR |  |
| GT 900       | —                                      | 624      | 72   |  |
| GT 1150      | _                                      | 624      | 72   |  |

<sup>&</sup>lt;sup>(5)</sup> If all 6 GT channels are in use, 12 of the GX channels are not usable.

<sup>&</sup>lt;sup>(6)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>&</sup>lt;sup>(7)</sup> Each LVDS I/O pair can be used as differential input or output.



Features for floating-point arithmetic:

- A completely hardened architecture that supports multiplication, addition, subtraction, multiply-add, and multiply-subtract
- Multiplication with accumulation capability and a dynamic accumulator reset control
- Multiplication with cascade summation capability
- Multiplication with cascade subtraction capability
- Complex multiplication
- Direct vector dot product
- Systolic FIR filter

#### Table 15. Variable-Precision DSP Block Configurations for Intel Arria 10 Devices

| Usage Example   | Multiplier Size (Bit)           | DSP Block Resources |
|---|---------------------------------|---------------------|
| Medium precision fixed point                            | Two 18 x 19                     | 1                   |
| High precision fixed or Single precision floating point | One 27 x 27                     | 1                   |
| Fixed point FFTs  | One 19 x 36 with external adder | 1                   |
| Very high precision fixed point                         | One 36 x 36 with external adder | 2                   |
| Double precision floating point                         | One 54 x 54 with external adder | 4                   |

#### Table 16. Resources for Fixed-Point Arithmetic in Intel Arria 10 Devices

The table lists the variable-precision DSP resources by bit precision for each Intel Arria 10 device.

| Variant               | Product Line | Variable-<br>precision<br>DSP Block |                       | put and Output<br>ons Operator | 18 x 19<br>Multiplier<br>Adder Sum | 18 x 18<br>Multiplier<br>Adder |  |
|-----------------------|--------------|-------------------------------------|-----------------------|--------------------------------|------------------------------------|--------------------------------|--|
|                       |              | DSP BIOCK                           | 18 x 19<br>Multiplier | 27 x 27<br>Multiplier          | Mode                               | Summed with<br>36 bit Input    |  |
| AIntel Arria 10<br>GX | GX 160       | 156                                 | 312                   | 156                            | 156                                | 156                            |  |
| GX                    | GX 220       | 192                                 | 384                   | 192                            | 192                                | 192                            |  |
|                       | GX 270       | 830                                 | 1,660                 | 830                            | 830                                | 830                            |  |
|                       | GX 320       | 984                                 | 1,968                 | 984                            | 984                                | 984                            |  |
|                       | GX 480       | 1,368                               | 2,736                 | 1,368                          | 1,368                              | 1,368                          |  |
|                       | GX 570       | 1,523                               | 3,046                 | 1,523                          | 1,523                              | 1,523                          |  |
|                       | GX 660       | 1,687                               | 3,374                 | 1,687                          | 1,687                              | 1,687                          |  |
|                       | GX 900       | 1,518                               | 3,036                 | 1,518                          | 1,518                              | 1,518                          |  |
|                       | GX 1150      | 1,518                               | 3,036                 | 1,518                          | 1,518                              | 1,518                          |  |
| Intel Arria 10        | GT 900       | 1,518                               | 3,036                 | 1,518                          | 1,518                              | 1,518                          |  |
| GT                    | GT 1150      | 1,518                               | 3,036                 | 1,518                          | 1,518                              | 1,518                          |  |
| Intel Arria 10        | SX 160       | 156                                 | 312                   | 156                            | 156                                | 156                            |  |
| SX                    | SX 220       | 192                                 | 384                   | 192                            | 192                                | 192                            |  |
|                       | SX 270       | 830                                 | 1,660                 | 830                            | 830                                | 830                            |  |
| continue              |              |                                     |                       |                                |                                    |                                |  |



## **Types of Embedded Memory**

The Intel Arria 10 devices contain two types of memory blocks:

- 20 Kb M20K blocks—blocks of dedicated memory resources. The M20K blocks are ideal for larger memory arrays while still providing a large number of independent ports.
- 640 bit memory logic array blocks (MLABs)—enhanced memory blocks that are configured from dual-purpose logic array blocks (LABs). The MLABs are ideal for wide and shallow memory arrays. The MLABs are optimized for implementation of shift registers for digital signal processing (DSP) applications, wide and shallow FIFO buffers, and filter delay lines. Each MLAB is made up of ten adaptive logic modules (ALMs). In the Intel Arria 10 devices, you can configure these ALMs as ten 32 x 2 blocks, giving you one 32 x 20 simple dual-port SRAM block per MLAB.

## **Embedded Memory Capacity in Intel Arria 10 Devices**

|                   | Product | M20K  |              | ML     | Total RAM Bit |        |
|-------------------|---------|-------|--------------|--------|---------------|--------|
| Variant           | Line    | Block | RAM Bit (Kb) | Block  | RAM Bit (Kb)  | (Kb)   |
| Intel Arria 10 GX | GX 160  | 440   | 8,800        | 1,680  | 1,050         | 9,850  |
|                   | GX 220  | 587   | 11,740       | 2,703  | 1,690         | 13,430 |
|                   | GX 270  | 750   | 15,000       | 3,922  | 2,452         | 17,452 |
|                   | GX 320  | 891   | 17,820       | 4,363  | 2,727         | 20,547 |
|                   | GX 480  | 1,431 | 28,620       | 6,662  | 4,164         | 32,784 |
|                   | GX 570  | 1,800 | 36,000       | 8,153  | 5,096         | 41,096 |
|                   | GX 660  | 2,131 | 42,620       | 9,260  | 5,788         | 48,408 |
|                   | GX 900  | 2,423 | 48,460       | 15,017 | 9,386         | 57,846 |
|                   | GX 1150 | 2,713 | 54,260       | 20,774 | 12,984        | 67,244 |
| Intel Arria 10 GT | GT 900  | 2,423 | 48,460       | 15,017 | 9,386         | 57,846 |
|                   | GT 1150 | 2,713 | 54,260       | 20,774 | 12,984        | 67,244 |
| Intel Arria 10 SX | SX 160  | 440   | 8,800        | 1,680  | 1,050         | 9,850  |
|                   | SX 220  | 587   | 11,740       | 2,703  | 1,690         | 13,430 |
|                   | SX 270  | 750   | 15,000       | 3,922  | 2,452         | 17,452 |
|                   | SX 320  | 891   | 17,820       | 4,363  | 2,727         | 20,547 |
|                   | SX 480  | 1,431 | 28,620       | 6,662  | 4,164         | 32,784 |
|                   | SX 570  | 1,800 | 36,000       | 8,153  | 5,096         | 41,096 |
|                   | SX 660  | 2,131 | 42,620       | 9,260  | 5,788         | 48,408 |

#### Table 18. Embedded Memory Capacity and Distribution in Intel Arria 10 Devices



- Series ( $R_S$ ) and parallel ( $R_T$ ) on-chip termination (OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture

## **External Memory Interface**

Intel Arria 10 devices offer massive external memory bandwidth, with up to seven 32bit DDR4 memory interfaces running at up to 2,400 Mbps. This bandwidth provides additional ease of design, lower power, and resource efficiencies of hardened highperformance memory controllers.

The memory interface within Intel Arria 10 FPGAs and SoCs delivers the highest performance and ease of use. You can configure up to a maximum width of 144 bits when using the hard or soft memory controllers. If required, you can bypass the hard memory controller and use a soft controller implemented in the user logic.

Each I/O contains a hardened DDR read/write path (PHY) capable of performing key memory interface functionality such as read/write leveling, FIFO buffering to lower latency and improve margin, timing calibration, and on-chip termination.

The timing calibration is aided by the inclusion of hard microcontrollers based on Intel's Nios<sup>®</sup> II technology, specifically tailored to control the calibration of multiple memory interfaces. This calibration allows the Intel Arria 10 device to compensate for any changes in process, voltage, or temperature either within the Intel Arria 10 device itself, or within the external memory device. The advanced calibration algorithms ensure maximum bandwidth and robust timing margin across all operating conditions.

In addition to parallel memory interfaces, Intel Arria 10 devices support serial memory technologies such as the Hybrid Memory Cube (HMC). The HMC is supported by the Intel Arria 10 high-speed serial transceivers which connect up to four HMC links, with each link running at data rates up to 15 Gbps.

#### **Related Information**


#### External Memory Interface Spec Estimator

Provides a parametric tool that allows you to find and compare the performance of the supported external memory interfaces in IntelFPGAs.

## **Memory Standards Supported by Intel Arria 10 Devices**

The I/Os are designed to provide high performance support for existing and emerging external memory standards.





## Figure 6. Intel Arria 10 Transceiver Block Architecture

## **Transceiver Channels**

All transceiver channels feature a dedicated Physical Medium Attachment (PMA) and a hardened Physical Coding Sublayer (PCS).

- The PMA provides primary interfacing capabilities to physical channels.
- The PCS typically handles encoding/decoding, word alignment, and other preprocessing functions before transferring data to the FPGA core fabric.

A transceiver channel consists of a PMA and a PCS block. Most transceiver banks have 6 channels. There are some transceiver banks that contain only 3 channels.

A wide variety of bonded and non-bonded data rate configurations is possible using a highly configurable clock distribution network. Up to 80 independent transceiver data rates can be configured.

The following figures are graphical representations of top views of the silicon die, which correspond to reverse views for flip chip packages. Different Intel Arria 10 devices may have different floorplans than the ones shown in the figures.



Each transceiver channel contains a channel PLL that can be used as the CMU PLL or clock data recovery (CDR) PLL. In CDR mode, the channel PLL recovers the receiver clock and data in the transceiver channel. Up to 80 independent data rates can be configured on a single Intel Arria 10 device.

#### Table 23. PMA Features of the Transceivers in Intel Arria 10 Devices

| Feature  | Capability  |
|--|---|
| Chip-to-Chip Data Rates                                    | 1 Gbps to 17.4 Gbps (Intel Arria 10 GX devices)<br>1 Gbps to 25.8 Gbps (Intel Arria 10 GT devices)  |
| Backplane Support  | Drive backplanes at data rates up to 12.5 Gbps  |
| Optical Module Support                                     | SFP+/SFP, XFP, CXP, QSFP/QSFP28, CFP/CFP2/CFP4  |
| Cable Driving Support                                      | SFP+ Direct Attach, PCI Express over cable, eSATA   |
| Transmit Pre-Emphasis                                      | 4-tap transmit pre-emphasis and de-emphasis to compensate for system channel loss   |
| Continuous Time Linear<br>Equalizer (CTLE)                 | Dual mode, high-gain, and high-data rate, linear receive equalization to compensate for system channel loss   |
| Decision Feedback Equalizer<br>(DFE)                       | 7-fixed and 4-floating tap DFE to equalize backplane channel loss in the presence of crosstalk and noisy environments   |
| Variable Gain Amplifier                                    | Optimizes the signal amplitude prior to the CDR sampling and operates in fixed and adaptive modes   |
| Altera Digital Adaptive<br>Parametric Tuning (ADAPT)       | Fully digital adaptation engine to automatically adjust all link equalization parameters—<br>including CTLE, DFE, and variable gain amplifier blocks—that provide optimal link margin<br>without intervention from user logic |
| Precision Signal Integrity<br>Calibration Engine (PreSICE) | Hardened calibration controller to quickly calibrate all transceiver control parameters on power-up, which provides the optimal signal integrity and jitter performance   |
| Advanced Transmit (ATX)<br>PLL                             | Low jitter ATX (LC tank based) PLLs with continuous tuning range to cover a wide range of standard and proprietary protocols  |
| Fractional PLLs  | On-chip fractional frequency synthesizers to replace on-board crystal oscillators and reduce system cost  |
| Digitally Assisted Analog<br>CDR                           | Superior jitter tolerance with fast lock time   |
| Dynamic Partial<br>Reconfiguration                         | Allows independent control of the Avalon memory-mapped interface of each transceiver channel for the highest transceiver flexibility  |
| Multiple PCS-PMA and PCS-<br>PLD interface widths          | 8-, 10-, 16-, 20-, 32-, 40-, or 64-bit interface widths for flexibility of deserialization width, encoding, and reduced latency   |


## **PCS Features**

This table summarizes the Intel Arria 10 transceiver PCS features. You can use the transceiver PCS to support a wide range of protocols ranging from 1 Gbps to 25.8 Gbps.



#### Figure 9. HPS Block Diagram

This figure shows a block diagram of the HPS with the dual ARM Cortex-A9 MPCore processor.



## Key Advantages of 20-nm HPS

The 20-nm HPS strikes a balance between enabling maximum software compatibility with 28-nm SoCs while still improving upon the 28-nm HPS architecture. These improvements address the requirements of the next generation target markets such as wireless and wireline communications, compute and storage equipment, broadcast and military in terms of performance, memory bandwidth, connectivity via backplane and security.



## Table 24.Improvements in 20 nm HPS

This table lists the key improvements of the 20 nm HPS compared to the 28 nm HPS.

| Advantages/<br>Improvements                                 | Description  |  |  |  |
|---|--|--|--|--|
| Increased performance and overdrive capability              | While the nominal processor frequency is 1.2 GHz, the 20 nm HPS offers an "overdrive" feature which enables a higher processor operating frequency. This requires a higher sup voltage value that is unique to the HPS and may require a separate regulator.   |  |  |  |
| Increased processor memory<br>bandwidth and DDR4<br>support | Up to 64-bit DDR4 memory at 2,400 Mbps support is available for the processor. The hard memory controller for the HPS comprises a multi-port front end that manages connections to a single port memory controller. The multi-port front end allows logic core and the HPS to share ports and thereby the available bandwidth of the memory controller.  |  |  |  |
| Flexible I/O sharing  | <ul> <li>An advanced I/O pin muxing scheme allows improved sharing of I/O between the HPS and the core logic. The following types of I/O are available for SoC:</li> <li>17 dedicated I/Os—physically located inside the HPS block and are not accessible to logic within the core. The 17 dedicated I/Os are used for HPS clock, resets, and interfacing with boot devices, QSPI, and SD/MMC.</li> </ul>  |  |  |  |
|   | • 48 direct shared I/O—located closest to the HPS block and are ideal for high speed HPS peripherals such as EMAC, USB, and others. There is one bank of 48 I/Os that supports direct sharing where the 48 I/Os can be shared 12 I/Os at a time.   |  |  |  |
|   | • Standard (shared) I/O—all standard I/Os can be shared by the HPS peripherals and any logic within the core. For designs where more than 48 I/Os are required to fully use all the peripherals in the HPS, these I/Os can be connected through the core logic.  |  |  |  |
| EMAC core   | Three EMAC cores are available in the HPS. The EMAC cores enable an application to support two redundant Ethernet connections; for example, backplane, or two EMAC cores for managing IEEE 1588 time stamp information while allowing a third EMAC core for debug and configuration. All three EMACs can potentially share the same time stamps, simplifying the 1588 time stamping implementation. A new serial time stamp interface allows core logic to access and read the time stamp values. The integrated EMAC controllers can be connected to external Ethernet PHY through the provided MDIO or $I^2C$ interface.   |  |  |  |
| On-chip memory  | The on-chip memory is updated to 256 KB support and can support larger data sets and real time algorithms.   |  |  |  |
| ECC enhancements  | Improvements in L2 Cache ECC management allow identification of errors down to the address level. ECC enhancements also enable improved error injection and status reporting via the introduction of new memory mapped access to syndrome and data signals.  |  |  |  |
| HPS to FPGA Interconnect<br>Backbone                        | Although the HPS and the Logic Core can operate independently, they are tightly coupled via a high-bandwidth system interconnect built from high-performance ARM AMBA AXI bus bridges. IP bus masters in the FPGA fabric have access to HPS bus slaves via the FPGA-to-HPS interconnect. Similarly, HPS bus masters have access to bus slaves in the core fabric via the HPS-to-FPGA bridge. Both bridges are AMBA AXI-3 compliant and support simultaneous read and write transactions. Up to three masters within the core fabric can share the HPS SDRAM controller with the processor. Additionally, the processor can be used to configure the core fabric under program control via a dedicated 32-bit configuration port. |  |  |  |
| FPGA configuration and HPS booting                          | The FPGA fabric and HPS in the SoCs are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power.<br>You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility.   |  |  |  |
| Security  | New security features have been introduced for anti-tamper management, secure boot, encryption (AES), and authentication (SHA).  |  |  |  |



## **Features of the HPS**

The HPS has the following features:

- 1.2-GHz, dual-core ARM Cortex-A9 MPCore processor with up to 1.5-GHz via overdrive
  - ARMv7-A architecture that runs 32-bit ARM instructions, 16-bit and 32-bit Thumb instructions, and 8-bit Java byte codes in Jazelle style
  - Superscalar, variable length, out-of-order pipeline with dynamic branch prediction
  - Instruction Efficiency 2.5 MIPS/MHz, which provides total performance of 7500 MIPS at 1.5 GHz
- Each processor core includes:
  - 32 KB of L1 instruction cache, 32 KB of L1 data cache
  - Single- and double-precision floating-point unit and NEON media engine
  - CoreSight debug and trace technology
  - Snoop Control Unit (SCU) and Acceleration Coherency Port (ACP)
- 512 KB of shared L2 cache
- 256 KB of scratch RAM
- Hard memory controller with support for DDR3, DDR4 and optional error correction code (ECC) support
- Multiport Front End (MPFE) Scheduler interface to the hard memory controller
- 8-channel direct memory access (DMA) controller
- QSPI flash controller with SIO, DIO, QIO SPI Flash support
- NAND flash controller (ONFI 1.0 or later) with DMA and ECC support, updated to support 8 and 16-bit Flash devices and new command DMA to offload CPU for fast power down recovery
- Updated SD/SDIO/MMC controller to eMMC 4.5 with DMA with CE-ATA digital command support
- 3 10/100/1000 Ethernet media access control (MAC) with DMA
- 2 USB On-the-Go (OTG) controllers with DMA
- 5 I<sup>2</sup>C controllers (3 can be used by EMAC for MIO to external PHY)
- 2 UART 16550 Compatible controllers
- 4 serial peripheral interfaces (SPI) (2 Master, 2 Slaves)
- 62 programmable general-purpose I/Os, which includes 48 direct share I/Os that allows the HPS peripherals to connect directly to the FPGA I/Os
- 7 general-purpose timers
- 4 watchdog timers
- Anti-tamper, Secure Boot, Encryption (AES) and Authentication (SHA)



## **System Peripherals and Debug Access Port**

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports ARM CoreSight debug and core traces to facilitate software development.

#### **HPS-FPGA AXI Bridges**

The HPS–FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA) Advanced eXtensible Interface (AXI<sup>m</sup>) specifications, consist of the following bridges:

- FPGA-to-HPS AMBA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA Avalon/AMBA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows the HPS to issue transactions to soft peripherals in the FPGA fabric. This bridge is primarily used for control and status register (CSR) accesses to peripherals in the FPGA fabric.

The HPS–FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS–FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

#### **HPS SDRAM Controller Subsystem**

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon<sup>®</sup> Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

The HPS SDRAM controller supports up to 3 masters (command ports), 3x 64-bit read data ports and 3x 64-bit write data ports.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features.



## **FPGA Configuration and HPS Booting**

The FPGA fabric and HPS in the SoC FPGA must be powered at the same time. You can reduce the clock frequencies or gate the clocks to reduce dynamic power.

Once powered, the FPGA fabric and HPS can be configured independently thus providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or partially reconfigure the FPGA fabric at any time under software control. The HPS can also configure other FPGAs on the board through the FPGA configuration controller.
- Configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.

## **Hardware and Software Development**

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Platform Designer system integration tool in the Intel Quartus Prime software.

For software development, the ARM-based SoC FPGA devices inherit the rich software development ecosystem available for the ARM Cortex-A9 MPCore processor. The software development process for Intel SoC FPGAs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux\*, VxWorks\*, and other operating systems are available for the SoC FPGAs. For more information on the operating systems support availability, contact the Intel FPGA sales team.

You can begin device-specific firmware and software development on the Intel SoC FPGA Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

## **Dynamic and Partial Reconfiguration**

The Intel Arria 10 devices support dynamic and partial reconfiguration. You can use dynamic and partial reconfiguration simultaneously to enable seamless reconfiguration of both the device core and transceivers.

## **Dynamic Reconfiguration**

You can reconfigure the PMA and PCS blocks while the device continues to operate. This feature allows you to change the data rates, protocol, and analog settings of a channel in a transceiver bank without affecting on-going data transfer in other transceiver banks. This feature is ideal for applications that require dynamic multiprotocol or multirate support.

## **Partial Reconfiguration**

Using partial reconfiguration, you can reconfigure some parts of the device while keeping the device in operation.



Instead of placing all device functions in the FPGA fabric, you can store some functions that do not run simultaneously in external memory and load them only when required. This capability increases the effective logic density of the device, and lowers cost and power consumption.

In the Intel solution, you do not have to worry about intricate device architecture to perform a partial reconfiguration. The partial reconfiguration capability is built into the Intel Quartus Prime design software, making such time-intensive task simple.

Intel Arria 10 devices support partial reconfiguration in the following configuration options:

- Using an internal host:
  - All supported configuration modes where the FPGA has access to external memory devices such as serial and parallel flash memory.
  - Configuration via Protocol [CvP (PCIe)]
- Using an external host—passive serial (PS), fast passive parallel (FPP) x8, FPP x16, and FPP x32 I/O interface.

## **Enhanced Configuration and Configuration via Protocol**

## Table 25. Configuration Schemes and Features of Intel Arria 10 Devices

Intel Arria 10 devices support 1.8 V programming voltage and several configuration schemes.

| Scheme   | Data<br>Width    | Max Clock<br>Rate<br>(MHz) | Max Data<br>Rate<br>(Mbps)<br>(13) | Decompression | Design<br>Security <sup>(1</sup><br>4) | Partial<br>Reconfiguration<br>(15) | Remote<br>System<br>Update                      |
|--|------------------|----------------------------|------------------------------------|---------------|--|------------------------------------|---|
| JTAG   | 1 bit            | 33                         | 33                                 | _             | -                                      | Yes <sup>(16)</sup>                | -   |
| Active Serial (AS)<br>through the<br>EPCQ-L<br>configuration<br>device | 1 bit,<br>4 bits | 100                        | 400                                | Yes           | Yes                                    | Yes <sup>(16)</sup>                | Yes   |
| Passive serial (PS)<br>through CPLD or<br>external<br>microcontroller  | 1 bit            | 100                        | 100                                | Yes           | Yes                                    | Yes <sup>(16)</sup>                | Parallel<br>Flash<br>Loader<br>(PFL) IP<br>core |
|  | continued        |                            |                                    |               |  | ntinued                            |   |

<sup>&</sup>lt;sup>(13)</sup> Enabling either compression or design security features affects the maximum data rate. Refer to the Intel Arria 10 Device Datasheet for more information.

<sup>&</sup>lt;sup>(14)</sup> Encryption and compression cannot be used simultaneously.

<sup>&</sup>lt;sup>(15)</sup> Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Intel for support.

<sup>&</sup>lt;sup>(16)</sup> Partial configuration can be performed only when it is configured as internal host.



| Scheme   | Data<br>Width              | Max Clock<br>Rate<br>(MHz) | Max Data<br>Rate<br>(Mbps)<br>(13) | Decompression | Design<br>Security <sup>(1</sup><br>4) | Partial<br>Reconfiguration<br>(15) | Remote<br>System<br>Update |
|--|----------------------------|----------------------------|------------------------------------|---------------|--|------------------------------------|----------------------------|
| Fast passive   | 8 bits                     | 100                        | 3200                               | Yes           | Yes                                    | Yes <sup>(17)</sup>                | PFL IP                     |
| parallel (FPP)<br>through CPLD or<br>external<br>microcontroller | 16 bits                    |                            |                                    | Yes           | Yes                                    |                                    | core                       |
|  | 32 bits                    | ]                          |                                    | Yes           | Yes                                    |                                    |                            |
| Configuration via  | 16 bits                    | 100                        | 3200                               | Yes           | Yes                                    | Yes <sup>(17)</sup>                | _                          |
| HPS  | 32 bits                    |                            |                                    | Yes           | Yes                                    |                                    |                            |
| Configuration via<br>Protocol [CvP<br>(PCIe*)]                   | x1, x2,<br>x4, x8<br>lanes | -                          | 8000                               | Yes           | Yes                                    | Yes <sup>(16)</sup>                | _                          |

You can configure Intel Arria 10 devices through PCIe using Configuration via Protocol (CvP). The Intel Arria 10 CvP implementation conforms to the PCIe 100 ms power-up-to-active time requirement.

## **SEU Error Detection and Correction**

Intel Arria 10 devices offer robust and easy-to-use single-event upset (SEU) error detection and correction circuitry.

The detection and correction circuitry includes protection for Configuration RAM (CRAM) programming bits and user memories. The CRAM is protected by a continuously running CRC error detection circuit with integrated ECC that automatically corrects one or two errors and detects higher order multi-bit errors. When more than two errors occur, correction is available through reloading of the core programming file, providing a complete design refresh while the FPGA continues to operate.

The physical layout of the Intel Arria 10 CRAM array is optimized to make the majority of multi-bit upsets appear as independent single-bit or double-bit errors which are automatically corrected by the integrated CRAM ECC circuitry. In addition to the CRAM protection, the M20K memory blocks also include integrated ECC circuitry and are layout-optimized for error detection and correction. The MLAB does not have ECC.

## **Power Management**

Intel Arria 10 devices leverage the advanced 20 nm process technology, a low 0.9 V core power supply, an enhanced core architecture, and several optional power reduction techniques to reduce total power consumption by as much as 40% compared to Arria V devices and as much as 60% compared to Stratix V devices.

<sup>&</sup>lt;sup>(13)</sup> Enabling either compression or design security features affects the maximum data rate. Refer to the Intel Arria 10 Device Datasheet for more information.

<sup>&</sup>lt;sup>(14)</sup> Encryption and compression cannot be used simultaneously.

<sup>&</sup>lt;sup>(15)</sup> Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Intel for support.

<sup>&</sup>lt;sup>(17)</sup> Supported at a maximum clock rate of 100 MHz.

#### Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview A10-OVERVIEW | 2018.04.09



| Date          | Version    | Changes  |
|---------------|------------|--|
| August 2014   | 2014.08.18 | Updated Memory (Kb) M20K maximum resources for Arria 10 GX 660 devices from 42,660 to 42,620.  |
|               |            | <ul> <li>Added GPIO columns consisting of LVDS I/O Bank and 3V I/O Bank in<br/>the Package Plan table.</li> </ul>  |
|               |            | • Added how to use memory interface clock frequency higher than 533 MHz in the I/O vertical migration.   |
|               |            | <ul> <li>Added information to clarify that RLDRAM3 support uses hard PHY with<br/>soft memory controller.</li> </ul>   |
|               |            | Added variable precision DSP blocks support for floating-point arithmetic.   |
| June 2014     | 2014.06.19 | Updated number of dedicated I/Os in the HPS block to 17.   |
| February 2014 | 2014.02.21 | Updated transceiver speed grade options for GT devices in Figure 2.  |
| February 2014 | 2014.02.06 | Updated data rate for Arria 10 GT devices from 28.1 Gbps to 28.3 Gbps.   |
| December 2013 | 2013.12.10 | <ul> <li>Updated the HPS memory standards support from LPDDR2 to LPDDR3.</li> <li>Updated HPS block diagram to include dedicated HPS I/O and FPGA<br/>Configuration blocks as well as repositioned SD/SDIO/MMC, DMA, SPI<br/>and NAND Flash with ECC blocks .</li> </ul> |
| December 2013 | 2013.12.02 | Initial release.   |