# E·XFL

#### Intel - 10AS057H2F34E2LG Datasheet



Welcome to E-XFL.COM

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

#### What are Embedded - System On Chip (SoC)?

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

#### Details

| Product Status          | Active   |
|-------------------------|--|
| Architecture            | MCU, FPGA  |
| Core Processor          | Dual ARM® Cortex®-A9 MPCore <sup>™</sup> with CoreSight <sup>™</sup>       |
| Flash Size              | -  |
| RAM Size                | 256КВ  |
| Peripherals             | DMA, POR, WDT  |
| Connectivity            | EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG |
| Speed                   | 1.5GHz   |
| Primary Attributes      | FPGA - 570K Logic Elements   |
| Operating Temperature   | 0°C ~ 100°C (TJ)   |
| Package / Case          | 1152-BBGA, FCBGA   |
| Supplier Device Package | 1152-FBGA, FC (35x35)  |
| Purchase URL            | https://www.e-xfl.com/product-detail/intel/10as057h2f34e2lg                |
|                         |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





## Contents

|  | _              |
|--|----------------|
| Intel <sup>®</sup> Arria <sup>®</sup> 10 Device Overview |                |
| Key Advantages of Intel Arria 10 Devices                 |                |
| Summary of Intel Arria 10 Features                       |                |
| Intel Arria 10 Device Variants and Packages              |                |
| Intel Arria 10 GX  | 7              |
|  |                |
|  |                |
| I/O Vertical Migration for Intel Arria 10 Devices        |                |
| Adaptive Logic Module                                    |                |
| Variable-Precision DSP Block                             |                |
| Embedded Memory Blocks                                   |                |
|  |                |
| Embedded Memory Capacity in Intel Arria 1                | 0 Devices      |
| Embedded Memory Configurations for Single                | e-port Mode 22 |
| Clock Networks and PLL Clock Sources                     |                |
| Clock Networks   |                |
|  |                |
| FPGA General Purpose I/O                                 |                |
| External Memory Interface                                |                |
|  | 10 Devices 24  |
| PCIe Gen1, Gen2, and Gen3 Hard IP                        |                |
| Enhanced PCS Hard IP for Interlaken and 10 Gbps          | Ethernet26     |
| Interlaken Support                                       |                |
| 10 Gbps Ethernet Support                                 |                |
| Low Power Serial Transceivers                            | 27             |
| Transceiver Channels                                     |                |
| PMA Features   |                |
| PCS Features   |                |
| SoC with Hard Processor System                           |                |
| Key Advantages of 20-nm HPS                              |                |
| Features of the HPS                                      |                |
| FPGA Configuration and HPS Booting                       |                |
| Hardware and Software Development                        |                |
| Dynamic and Partial Reconfiguration                      |                |
| Dynamic Reconfiguration                                  |                |
| Partial Reconfiguration                                  |                |
| Enhanced Configuration and Configuration via Prot        | ocol           |
| SEU Error Detection and Correction                       |                |
| Power Management   |                |
| Incremental Compilation                                  |                |
| Document Revision History for Intel Arria 10 Devic       | e Overview40   |



| Feature                              |   | Description  |  |  |  |
|--------------------------------------|---|--|--|--|--|
| Embedded Hard IP<br>blocks           | Variable-precision DSP  | <ul> <li>Native support for signal processing precision levels from 18 x 19 to 54 x 54</li> <li>Native support for 27 x 27 multiplier mode</li> <li>64-bit accumulator and cascade for systolic finite impulse responses (FIRs)</li> <li>Internal coefficient memory banks</li> <li>Preadder/subtractor for improved efficiency</li> <li>Additional pipeline register to increase performance and reduce power</li> <li>Supports floating point arithmetic:         <ul> <li>Perform multiplication, addition, subtraction, multiply-add, multiply-subtract, and complex multiplication.</li> <li>Supports multiplication with accumulation capability, cascade summation, and cascade subtraction capability.</li> <li>Dynamic accumulator reset control.</li> <li>Support direct vector dot and complex multiplication chaining multiply floating point DSP blocks.</li> </ul> </li> </ul> |  |  |  |
|                                      | Memory controller   | DDR4, DDR3, and DDR3L  |  |  |  |
|                                      | PCI Express*  | PCI Express (PCIe*) Gen3 (x1, x2, x4, or x8), Gen2 (x1, x2, x4, or x8) and Gen1 (x1, x2, x4, or x8) hard IP with complete protocol stack, endpoint, and root port  |  |  |  |
|                                      | Transceiver I/O   | <ul> <li>10GBASE-KR/40GBASE-KR4 Forward Error Correction (FEC)</li> <li>PCS hard IPs that support: <ul> <li>10-Gbps Ethernet (10GbE)</li> <li>PCIe PIPE interface</li> <li>Interlaken</li> <li>Gbps Ethernet (GbE)</li> <li>Common Public Radio Interface (CPRI) with deterministic latency support</li> <li>Gigabit-capable passive optical network (GPON) with fast lock-time support</li> </ul> </li> <li>13.5G JESD204b</li> <li>8B/10B, 64B/66B, 64B/67B encoders and decoders</li> <li>Custom mode support for proprietary protocols</li> </ul>  |  |  |  |
| Core clock networks                  | <ul> <li>667 MHz externa</li> <li>800 MHz LVDS in</li> <li>Global, regional, and</li> </ul>   | c clocking, depending on the application:<br>I memory interface clocking with 2,400 Mbps DDR4 interface<br>terface clocking with 1,600 Mbps LVDS interface<br>I peripheral clock networks<br>are not used can be gated to reduce dynamic power   |  |  |  |
| Phase-locked loops<br>(PLLs)         | <ul> <li>Clock networks that are not used can be gated to reduce dynamic power</li> <li>High-resolution fractional synthesis PLLs:         <ul> <li>Precision clock synthesis, clock delay compensation, and zero delay buffering (ZDB)</li> <li>Support integer mode and fractional mode</li> <li>Fractional mode support with third-order delta-sigma modulation</li> </ul> </li> <li>Integer PLLs:         <ul> <li>Adjacent to general purpose I/Os</li> <li>Support external memory and LVDS interfaces</li> </ul> </li> </ul> |  |  |  |  |
| FPGA General-purpose<br>I/Os (GPIOs) | <ul> <li>Support external memory and LVDS interfaces</li> <li>1.6 Gbps LVDS—every pair can be configured as receiver or transmitter</li> <li>On-chip termination (OCT)</li> <li>1.2 V to 3.0 V single-ended LVTTL/LVCMOS interfacing</li> </ul>   |  |  |  |  |
| External Memory<br>Interface         | <ul> <li>Hard memory controller— DDR4, DDR3, and DDR3L support         <ul> <li>DDR4—speeds up to 1,200 MHz/2,400 Mbps</li> <li>DDR3—speeds up to 1,067 MHz/2,133 Mbps</li> </ul> </li> <li>Soft memory controller—provides support for RLDRAM 3<sup>(2)</sup>, QDR IV<sup>(2)</sup>, and QDR II+         <ul> <li>continued</li> </ul> </li> </ul>   |  |  |  |  |



#### **Available Options**

#### Figure 1. Sample Ordering Code and Available Options for Intel Arria 10 GX Devices



#### **Related Information**

Transceiver Performance for Intel Arria 10 GX/SX Devices Provides more information about the transceiver speed grade.



#### **Maximum Resources**

## Table 5.Maximum Resource Counts for Intel Arria 10 GX Devices (GX 160, GX 220, GX<br/>270, GX 320, and GX 480)

| Resource                 |                         | Product Line |         |         |         |         |  |  |
|--------------------------|-------------------------|--------------|---------|---------|---------|---------|--|--|
|                          |                         | GX 160       | GX 220  | GX 270  | GX 320  | GX 480  |  |  |
| Logic Elements           | (LE) (K)                | 160          | 220     | 270     | 320     | 480     |  |  |
| ALM                      |                         | 61,510       | 80,330  | 101,620 | 119,900 | 183,590 |  |  |
| Register                 |                         | 246,040      | 321,320 | 406,480 | 479,600 | 734,360 |  |  |
| Memory (Kb)              | M20K                    | 8,800        | 11,740  | 15,000  | 17,820  | 28,620  |  |  |
|                          | MLAB                    | 1,050        | 1,690   | 2,452   | 2,727   | 4,164   |  |  |
| Variable-precisi         | on DSP Block            | 156          | 192     | 830     | 985     | 1,368   |  |  |
| 18 x 19 Multipli         | er                      | 312          | 384     | 1,660   | 1,970   | 2,736   |  |  |
| PLL                      | Fractional<br>Synthesis | 6            | 6       | 8       | 8       | 12      |  |  |
|                          | I/O                     | 6            | 6       | 8       | 8       | 12      |  |  |
| 17.4 Gbps Trans          | sceiver                 | 12           | 12      | 24      | 24      | 36      |  |  |
| GPIO <sup>(3)</sup>      |                         | 288          | 288     | 384     | 384     | 492     |  |  |
| LVDS Pair <sup>(4)</sup> |                         | 120          | 120     | 168     | 168     | 222     |  |  |
| PCIe Hard IP Block       |                         | 1            | 1       | 2       | 2       | 2       |  |  |
| Hard Memory C            | ontroller               | 6            | 6       | 8       | 8       | 12      |  |  |

<sup>&</sup>lt;sup>(3)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>&</sup>lt;sup>(4)</sup> Each LVDS I/O pair can be used as differential input or output.



#### Table 8. Package Plan for Intel Arria 10 GX Devices (F34, F35, NF40, and KF40)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line F34<br>(35 mm × 3<br>1152-pin |            |             |      | F35<br>(35 mm × 35 mm,<br>1152-pin FBGA) |             | KF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |            |             | NF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |            |             |      |
|--|------------|-------------|------|--|-------------|---|------------|-------------|---|------------|-------------|------|
|  | 3 V<br>I/O | LVDS<br>I/O | XCVR | 3 V<br>I/O                               | LVDS<br>I/O | XCVR                                      | 3 V<br>I/O | LVDS<br>I/O | XCVR                                      | 3 V<br>I/O | LVDS<br>I/O | XCVR |
| GX 270                                     | 48         | 336         | 24   | 48                                       | 336         | 24  | _          | _           | _   | _          | -           | -    |
| GX 320                                     | 48         | 336         | 24   | 48                                       | 336         | 24  | _          | -           | _   | _          | -           | -    |
| GX 480                                     | 48         | 444         | 24   | 48                                       | 348         | 36  | _          | -           | -   | _          | -           | -    |
| GX 570                                     | 48         | 444         | 24   | 48                                       | 348         | 36  | 96         | 600         | 36  | 48         | 540         | 48   |
| GX 660                                     | 48         | 444         | 24   | 48                                       | 348         | 36  | 96         | 600         | 36  | 48         | 540         | 48   |
| GX 900                                     | -          | 504         | 24   | -  | -           | -   | _          | -           | -   | _          | 600         | 48   |
| GX 1150                                    | -          | 504         | 24   | -  | -           | -   | _          | -           | -   | _          | 600         | 48   |

#### Table 9. Package Plan for Intel Arria 10 GX Devices (RF40, NF45, SF45, and UF45)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | RF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |             | NF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |            | SF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |      | UF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |             |      |            |             |      |
|--------------|---|-------------|---|------------|---|------|---|-------------|------|------------|-------------|------|
|              | 3 V<br>I/O                                | LVDS<br>I/O | XCVR                                      | 3 V<br>I/O | LVDS<br>I/O                               | XCVR | 3 V<br>I/O                                | LVDS<br>I/O | XCVR | 3 V<br>I/O | LVDS<br>I/O | XCVR |
| GX 900       | _   | 342         | 66  | _          | 768                                       | 48   | _   | 624         | 72   | _          | 480         | 96   |
| GX 1150      | _   | 342         | 66  | _          | 768                                       | 48   | _   | 624         | 72   | _          | 480         | 96   |

#### **Related Information**

I/O and High-Speed Differential I/O Interfaces in Intel Arria 10 Devices chapter, Intel Arria 10 Device Handbook

Provides the number of 3 V and LVDS I/Os, and LVDS channels for each Intel Arria 10 device package.

#### **Intel Arria 10 GT**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

#### **Related Information**

#### Intel FPGA Product Selector

Provides the latest information on Intel products.



ES : Engineering sample

RoHS

**FPGA Fabric** 

Speed Grade

1 (fastest)

2 3

G : RoHS6 N : RoHS5 Contact Intel P : Leaded for availability

#### **Available Options**

Family Variant .....

090 : 900K logic elements 115 : 1,150K logic elements

25.8 Gbps transceivers

Transceiver

1 (fastest)

2

Speed Grade

T : GT variant

Logic Density



Package Code

45 : 1,932 pins, 45 mm x 45 mm

#### Figure 2. Sample Ordering Code and Available Options for Intel Arria 10 GT Devices



Features for floating-point arithmetic:

- A completely hardened architecture that supports multiplication, addition, subtraction, multiply-add, and multiply-subtract
- Multiplication with accumulation capability and a dynamic accumulator reset control
- Multiplication with cascade summation capability
- Multiplication with cascade subtraction capability
- Complex multiplication
- Direct vector dot product
- Systolic FIR filter

#### Table 15. Variable-Precision DSP Block Configurations for Intel Arria 10 Devices

| Usage Example   | Multiplier Size (Bit)           | DSP Block Resources |
|---|---------------------------------|---------------------|
| Medium precision fixed point                            | Two 18 x 19                     | 1                   |
| High precision fixed or Single precision floating point | One 27 x 27                     | 1                   |
| Fixed point FFTs  | One 19 x 36 with external adder | 1                   |
| Very high precision fixed point                         | One 36 x 36 with external adder | 2                   |
| Double precision floating point                         | One 54 x 54 with external adder | 4                   |

#### Table 16. Resources for Fixed-Point Arithmetic in Intel Arria 10 Devices

The table lists the variable-precision DSP resources by bit precision for each Intel Arria 10 device.

| Variant               | Product Line | Variable-<br>precision<br>DSP Block |                       | put and Output<br>ons Operator | 18 x 19<br>Multiplier<br>Adder Sum | 18 x 18<br>Multiplier<br>Adder |
|-----------------------|--------------|-------------------------------------|-----------------------|--------------------------------|------------------------------------|--------------------------------|
|                       |              | DSP BIOCK                           | 18 x 19<br>Multiplier | 27 x 27<br>Multiplier          | Mode                               | Summed with<br>36 bit Input    |
| AIntel Arria 10<br>GX | GX 160       | 156                                 | 312                   | 156                            | 156                                | 156                            |
| GX                    | GX 220       | 192                                 | 384                   | 192                            | 192                                | 192                            |
|                       | GX 270       | 830                                 | 1,660                 | 830                            | 830                                | 830                            |
|                       | GX 320       | 984                                 | 1,968                 | 984                            | 984                                | 984                            |
|                       | GX 480       | 1,368                               | 2,736                 | 1,368                          | 1,368                              | 1,368                          |
|                       | GX 570       | 1,523                               | 3,046                 | 1,523                          | 1,523                              | 1,523                          |
|                       | GX 660       | 1,687                               | 3,374                 | 1,687                          | 1,687                              | 1,687                          |
|                       | GX 900       | 1,518                               | 3,036                 | 1,518                          | 1,518                              | 1,518                          |
|                       | GX 1150      | 1,518                               | 3,036                 | 1,518                          | 1,518                              | 1,518                          |
| Intel Arria 10        | GT 900       | 1,518                               | 3,036                 | 1,518                          | 1,518                              | 1,518                          |
| GT                    | GT 1150      | 1,518                               | 3,036                 | 1,518                          | 1,518                              | 1,518                          |
| Intel Arria 10        | SX 160       | 156                                 | 312                   | 156                            | 156                                | 156                            |
| SX                    | SX 220       | 192                                 | 384                   | 192                            | 192                                | 192                            |
|                       | SX 270       | 830                                 | 1,660                 | 830                            | 830                                | 830                            |
|                       |              |                                     |                       |                                |                                    | continued                      |



| Variant | Product Line | Variable-<br>precision | Independent In<br>Multiplicatio | put and Output<br>ns Operator | 18 x 19<br>Multiplier | 18 x 18<br>Multiplier                |  |
|---------|--------------|------------------------|---------------------------------|-------------------------------|-----------------------|--------------------------------------|--|
|         |              | DSP Block              |                                 | 27 x 27<br>Multiplier         | Adder Sum<br>Mode     | Adder<br>Summed with<br>36 bit Input |  |
|         | SX 320       | 984                    | 1,968                           | 984                           | 984                   | 984                                  |  |
|         | SX 480       | 1,368                  | 2,736                           | 1,368                         | 1,368                 | 1,368                                |  |
|         | SX 570       | 1,523                  | 3,046                           | 1,523                         | 1,523                 | 1,523                                |  |
|         | SX 660       | 1,687                  | 3,374                           | 1,687                         | 1,687                 | 1,687                                |  |

#### Table 17. Resources for Floating-Point Arithmetic in Intel Arria 10 Devices

The table lists the variable-precision DSP resources by bit precision for each Intel Arria 10 device.

| Variant              | Product Line | Variable-<br>precision<br>DSP Block | Single<br>Precision<br>Floating-Point<br>Multiplication<br>Mode | Single-Precision<br>Floating-Point<br>Adder Mode | Single-<br>Precision<br>Floating-Point<br>Multiply<br>Accumulate<br>Mode | Peak<br>Giga Floating-<br>Point<br>Operations<br>per Second<br>(GFLOPs) |
|----------------------|--------------|-------------------------------------|---|--|--|---|
| Intel Arria 10<br>GX | GX 160       | 156                                 | 156   | 156  | 156  | 140   |
| GA                   | GX 220       | 192                                 | 192   | 192  | 192  | 173   |
|                      | GX 270       | 830                                 | 830   | 830  | 830  | 747   |
|                      | GX 320       | 984                                 | 984   | 984  | 984  | 886   |
|                      | GX 480       | 1,369                               | 1,368   | 1,368  | 1,368  | 1,231   |
|                      | GX 570       | 1,523                               | 1,523   | 1,523  | 1,523  | 1,371   |
|                      | GX 660       | 1,687                               | 1,687   | 1,687  | 1,687  | 1,518   |
|                      | GX 900       | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
|                      | GX 1150      | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
| Intel Arria 10       | GT 900       | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
| GT                   | GT 1150      | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
| Intel Arria 10       | SX 160       | 156                                 | 156   | 156  | 156  | 140   |
| SX                   | SX 220       | 192                                 | 192   | 192  | 192  | 173   |
|                      | SX 270       | 830                                 | 830   | 830  | 830  | 747   |
|                      | SX 320       | 984                                 | 984   | 984  | 984  | 886   |
|                      | SX 480       | 1,369                               | 1,368   | 1,368  | 1,368  | 1,231   |
|                      | SX 570       | 1,523                               | 1,523   | 1,523  | 1,523  | 1,371   |
|                      | SX 660       | 1,687                               | 1,687   | 1,687  | 1,687  | 1,518   |

## **Embedded Memory Blocks**

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.



## **Embedded Memory Configurations for Single-port Mode**

#### Table 19. Single-port Embedded Memory Configurations for Intel Arria 10 Devices

This table lists the maximum configurations supported for single-port RAM and ROM modes.

| Memory Block | Depth (bits) | Programmable Width |
|--------------|--------------|--------------------|
| MLAB         | 32           | x16, x18, or x20   |
|              | 64 (10)      | x8, x9, x10        |
| М20К         | 512          | x40, x32           |
|              | 1К           | x20, x16           |
|              | 2К           | x10, x8            |
|              | 4К           | x5, x4             |
|              | 8К           | x2                 |
|              | 16К          | ×1                 |

## **Clock Networks and PLL Clock Sources**

The clock network architecture is based on Intel's global, regional, and peripheral clock structure. This clock structure is supported by dedicated clock input pins, fractional clock synthesis PLLs, and integer I/O PLLs.

#### **Clock Networks**

The Intel Arria 10 core clock networks are capable of up to 800 MHz fabric operation across the full industrial temperature range. For the external memory interface, the clock network supports the hard memory controller with speeds up to 2,400 Mbps in a quarter-rate transfer.

To reduce power consumption, the Intel Quartus Prime software identifies all unused sections of the clock network and powers them down.

#### **Fractional Synthesis and I/O PLLs**

Intel Arria 10 devices contain up to 32 fractional synthesis PLLs and up to 16 I/O PLLs that are available for both specific and general purpose uses in the core:

- Fractional synthesis PLLs—located in the column adjacent to the transceiver blocks
- I/O PLLs—located in each bank of the 48 I/Os

#### **Fractional Synthesis PLLs**

You can use the fractional synthesis PLLs to:

- Reduce the number of oscillators that are required on your board
- Reduce the number of clock pins that are used in the device by synthesizing multiple clock frequencies from a single reference clock source

<sup>&</sup>lt;sup>(10)</sup> Supported through software emulation and consumes additional MLAB blocks.



#### Table 20. Memory Standards Supported by the Hard Memory Controller

This table lists the overall capability of the hard memory controller. For specific details, refer to the External Memory Interface Spec Estimator and Intel Arria 10 Device Datasheet.

| Memory Standard | Rate Support | Ping Pong PHY Support | Maximum Frequency<br>(MHz) |  |
|-----------------|--------------|-----------------------|----------------------------|--|
| DDR4 SDRAM      | Quarter rate | Yes                   | 1,067                      |  |
|                 |              | _                     | 1,200                      |  |
| DDR3 SDRAM      | Half rate    | Yes                   | 533                        |  |
|                 |              | _                     | 667                        |  |
|                 | Quarter rate | Yes                   | 1,067                      |  |
|                 |              | _                     | 1,067                      |  |
| DDR3L SDRAM     | Half rate    | Yes                   | 533                        |  |
|                 |              | _                     | 667                        |  |
|                 | Quarter rate | Yes                   | 933                        |  |
|                 |              | _                     | 933                        |  |
| LPDDR3 SDRAM    | Half rate    | -                     | 533                        |  |
|                 | Quarter rate | _                     | 800                        |  |

#### Table 21. Memory Standards Supported by the Soft Memory Controller

| Memory Standard             | Rate Support | Maximum Frequency<br>(MHz) |
|-----------------------------|--------------|----------------------------|
| RLDRAM 3 (11)               | Quarter rate | 1,200                      |
| QDR IV SRAM <sup>(11)</sup> | Quarter rate | 1,067                      |
| QDR II SRAM                 | Full rate    | 333                        |
|                             | Half rate    | 633                        |
| QDR II+ SRAM                | Full rate    | 333                        |
|                             | Half rate    | 633                        |
| QDR II+ Xtreme SRAM         | Full rate    | 333                        |
|                             | Half rate    | 633                        |

#### Table 22. Memory Standards Supported by the HPS Hard Memory Controller

The hard processor system (HPS) is available in Intel Arria 10 SoC devices only.

| Memory Standard | Rate Support | Maximum Frequency<br>(MHz) |
|-----------------|--------------|----------------------------|
| DDR4 SDRAM      | Half rate    | 1,200                      |
| DDR3 SDRAM      | Half rate    | 1,067                      |
| DDR3L SDRAM     | Half rate    | 933                        |

<sup>&</sup>lt;sup>(11)</sup> Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



#### **Related Information**

#### Intel Arria 10 Device Datasheet

Lists the memory interface performance according to memory interface standards, rank or chip select configurations, and Intel Arria 10 device speed grades.

## PCIe Gen1, Gen2, and Gen3 Hard IP

Intel Arria 10 devices contain PCIe hard IP that is designed for performance and ease-of-use:

- Includes all layers of the PCIe stack—transaction, data link and physical layers.
- Supports PCIe Gen3, Gen2, and Gen1 Endpoint and Root Port in x1, x2, x4, or x8 lane configuration.
- Operates independently from the core logic—optional configuration via protocol (CvP) allows the PCIe link to power up and complete link training in less than 100 ms while the Intel Arria 10 device completes loading the programming file for the rest of the FPGA.
- Provides added functionality that makes it easier to support emerging features such as Single Root I/O Virtualization (SR-IOV) and optional protocol extensions.
- Provides improved end-to-end datapath protection using ECC.
- Supports FPGA configuration via protocol (CvP) using PCIe at Gen3, Gen2, or Gen1 speed.

#### **Related Information**

PCS Features on page 30

#### **Enhanced PCS Hard IP for Interlaken and 10 Gbps Ethernet**

#### **Interlaken Support**

The Intel Arria 10 enhanced PCS hard IP provides integrated Interlaken PCS supporting rates up to 25.8 Gbps per lane.

The Interlaken PCS is based on the proven functionality of the PCS developed for Intel's previous generation FPGAs, which demonstrated interoperability with Interlaken ASSP vendors and third-party IP suppliers. The Interlaken PCS is present in every transceiver channel in Intel Arria 10 devices.

#### **Related Information**

PCS Features on page 30

#### **10 Gbps Ethernet Support**

The Intel Arria 10 enhanced PCS hard IP supports 10GBASE-R PCS compliant with IEEE 802.3 10 Gbps Ethernet (10GbE). The integrated hard IP support for 10GbE and the 10 Gbps transceivers save external PHY cost, board space, and system power.



The scalable hard IP supports multiple independent 10GbE ports while using a single PLL for all the 10GBASE-R PCS instantiations, which saves on core logic resources and clock networks:

- Simplifies multiport 10GbE systems compared to XAUI interfaces that require an external XAUI-to-10G PHY.
- Incorporates Electronic Dispersion Compensation (EDC), which enables direct connection to standard 10 Gbps XFP and SFP+ pluggable optical modules.
- Supports backplane Ethernet applications and includes a hard 10GBASE-KR Forward Error Correction (FEC) circuit that you can use for 10 Gbps and 40 Gbps applications.

The 10 Gbps Ethernet PCS hard IP and 10GBASE-KR FEC are present in every transceiver channel.

#### **Related Information**

PCS Features on page 30

## **Low Power Serial Transceivers**

Intel Arria 10 FPGAs and SoCs include lowest power transceivers that deliver high bandwidth, throughput and low latency.

Intel Arria 10 devices deliver the industry's lowest power consumption per transceiver channel:

- 12.5 Gbps transceivers at as low as 242 mW
- 10 Gbps transceivers at as low as 168 mW
- 6 Gbps transceivers at as low as 117 mW


Intel Arria 10 transceivers support various data rates according to application:

- Chip-to-chip and chip-to-module applications—from 1 Gbps up to 25.8 Gbps
- Long reach and backplane applications—from 1 Gbps up to 12.5 with advanced adaptive equalization
- Critical power sensitive applications—from 1 Gbps up to 11.3 Gbps using lower power modes

The combination of 20 nm process technology and architectural advances provide the following benefits:

- Significant reduction in die area and power consumption
- Increase of up to two times in transceiver I/O density compared to previous generation devices while maintaining optimal signal integrity
- Up to 72 total transceiver channels—you can configure up to 6 of these channels to run as fast as 25.8 Gbps
- All channels feature continuous data rate support up to the maximum rated speed





#### Figure 6. Intel Arria 10 Transceiver Block Architecture

#### **Transceiver Channels**

All transceiver channels feature a dedicated Physical Medium Attachment (PMA) and a hardened Physical Coding Sublayer (PCS).

- The PMA provides primary interfacing capabilities to physical channels.
- The PCS typically handles encoding/decoding, word alignment, and other preprocessing functions before transferring data to the FPGA core fabric.

A transceiver channel consists of a PMA and a PCS block. Most transceiver banks have 6 channels. There are some transceiver banks that contain only 3 channels.

A wide variety of bonded and non-bonded data rate configurations is possible using a highly configurable clock distribution network. Up to 80 independent transceiver data rates can be configured.

The following figures are graphical representations of top views of the silicon die, which correspond to reverse views for flip chip packages. Different Intel Arria 10 devices may have different floorplans than the ones shown in the figures.



Each transceiver channel contains a channel PLL that can be used as the CMU PLL or clock data recovery (CDR) PLL. In CDR mode, the channel PLL recovers the receiver clock and data in the transceiver channel. Up to 80 independent data rates can be configured on a single Intel Arria 10 device.

#### Table 23. PMA Features of the Transceivers in Intel Arria 10 Devices

| Feature  | Capability  |  |
|--|---|--|
| Chip-to-Chip Data Rates                                    | 1 Gbps to 17.4 Gbps (Intel Arria 10 GX devices)<br>1 Gbps to 25.8 Gbps (Intel Arria 10 GT devices)  |  |
| Backplane Support  | Drive backplanes at data rates up to 12.5 Gbps  |  |
| Optical Module Support                                     | SFP+/SFP, XFP, CXP, QSFP/QSFP28, CFP/CFP2/CFP4  |  |
| Cable Driving Support                                      | SFP+ Direct Attach, PCI Express over cable, eSATA   |  |
| Transmit Pre-Emphasis                                      | 4-tap transmit pre-emphasis and de-emphasis to compensate for system channel loss   |  |
| Continuous Time Linear<br>Equalizer (CTLE)                 | Dual mode, high-gain, and high-data rate, linear receive equalization to compensate for system channel loss   |  |
| Decision Feedback Equalizer<br>(DFE)                       | 7-fixed and 4-floating tap DFE to equalize backplane channel loss in the presence of crosstalk and noisy environments   |  |
| Variable Gain Amplifier                                    | Optimizes the signal amplitude prior to the CDR sampling and operates in fixed and adaptive modes   |  |
| Altera Digital Adaptive<br>Parametric Tuning (ADAPT)       | Fully digital adaptation engine to automatically adjust all link equalization parameters—<br>including CTLE, DFE, and variable gain amplifier blocks—that provide optimal link margin<br>without intervention from user logic |  |
| Precision Signal Integrity<br>Calibration Engine (PreSICE) | Hardened calibration controller to quickly calibrate all transceiver control parameters on power-up, which provides the optimal signal integrity and jitter performance   |  |
| Advanced Transmit (ATX)<br>PLL                             | Low jitter ATX (LC tank based) PLLs with continuous tuning range to cover a wide range of standard and proprietary protocols  |  |
| Fractional PLLs  | On-chip fractional frequency synthesizers to replace on-board crystal oscillators and reduce system cost  |  |
| Digitally Assisted Analog<br>CDR                           | Superior jitter tolerance with fast lock time   |  |
| Dynamic Partial<br>Reconfiguration                         | Allows independent control of the Avalon memory-mapped interface of each transceiver channel for the highest transceiver flexibility  |  |
| Multiple PCS-PMA and PCS-<br>PLD interface widths          | 8-, 10-, 16-, 20-, 32-, 40-, or 64-bit interface widths for flexibility of deserialization width, encoding, and reduced latency   |  |

## **PCS Features**

This table summarizes the Intel Arria 10 transceiver PCS features. You can use the transceiver PCS to support a wide range of protocols ranging from 1 Gbps to 25.8 Gbps.



| PCS           | Description  |
|---------------|--|
| Standard PCS  | <ul> <li>Operates at a data rate up to 12 Gbps</li> <li>Supports protocols such as PCI-Express, CPRI 4.2+, GigE, IEEE 1588 in Hard PCS</li> <li>Implements other protocols using Basic/Custom (Standard PCS) transceiver configuration rules.</li> </ul>   |
| Enhanced PCS  | <ul> <li>Performs functions common to most serial data industry standards, such as word alignment, encoding/decoding, and framing, before data is sent or received off-chip through the PMA</li> <li>Handles data transfer to and from the FPGA fabric</li> <li>Handles data transfer internally to and from the PMA</li> <li>Provides frequency compensation</li> <li>Performs channel bonding for multi-channel low skew applications</li> </ul> |
| PCIe Gen3 PCS | <ul> <li>Supports the seamless switching of Data and Clock between the Gen1, Gen2, and Gen3 data rates</li> <li>Provides support for PIPE 3.0 features</li> <li>Supports the PIPE interface with the Hard IP enabled, as well as with the Hard IP bypassed</li> </ul>  |

#### **Related Information**

- PCIe Gen1, Gen2, and Gen3 Hard IP on page 26
- Interlaken Support on page 26
- 10 Gbps Ethernet Support on page 26

#### **PCS Protocol Support**

This table lists some of the protocols supported by the Intel Arria 10 transceiver PCS. For more information about the blocks in the transmitter and receiver data paths, refer to the related information.

| Protocol  | Data Rate<br>(Gbps) | Transceiver IP              | PCS Support                       |
|---|---------------------|-----------------------------|-----------------------------------|
| PCIe Gen3 x1, x2, x4, x8                        | 8.0                 | Native PHY (PIPE)           | Standard PCS and PCIe<br>Gen3 PCS |
| PCIe Gen2 x1, x2, x4, x8                        | 5.0                 | Native PHY (PIPE)           | Standard PCS                      |
| PCIe Gen1 x1, x2, x4, x8                        | 2.5                 | Native PHY (PIPE)           | Standard PCS                      |
| 1000BASE-X Gigabit Ethernet                     | 1.25                | Native PHY                  | Standard PCS                      |
| 1000BASE-X Gigabit Ethernet with<br>IEEE 1588v2 | 1.25                | Native PHY                  | Standard PCS                      |
| 10GBASE-R                                       | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-R with IEEE 1588v2                      | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-R with KR FEC                           | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-KR and 1000BASE-X                       | 10.3125             | 1G/10GbE and 10GBASE-KR PHY | Standard PCS and<br>Enhanced PCS  |
| Interlaken (CEI-6G/11G)                         | 3.125 to 17.4       | Native PHY                  | Enhanced PCS                      |
| SFI-S/SFI-5.2                                   | 11.2                | Native PHY                  | Enhanced PCS                      |
| 10G SDI   | 10.692              | Native PHY                  | Enhanced PCS                      |
|   |                     |                             | continued                         |



| Protocol             | Data Rate<br>(Gbps)                     | Transceiver IP | PCS Support  |
|----------------------|---|----------------|--------------|
| CPRI 6.0 (64B/66B)   | 0.6144 to<br>10.1376                    | Native PHY     | Enhanced PCS |
| CPRI 4.2 (8B/10B)    | 0.6144 to<br>9.8304                     | Native PHY     | Standard PCS |
| OBSAI RP3 v4.2       | 0.6144 to 6.144 Native PHY Standard PCS |                | Standard PCS |
| SD-SDI/HD-SDI/3G-SDI | 0.143 <sup>(12)</sup> to<br>2.97        | Native PHY     | Standard PCS |

#### **Related Information**

#### Intel Arria 10 Transceiver PHY User Guide

Provides more information about the supported transceiver protocols and PHY IP, the PMA architecture, and the standard, enhanced, and PCIe Gen3 PCS architecture.

## SoC with Hard Processor System

Each SoC device combines an FPGA fabric and a hard processor system (HPS) in a single device. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP in these ways:

- Reduces board space, system power, and bill of materials cost by eliminating a discrete embedded processor
- Allows you to differentiate the end product in both hardware and software, and to support virtually any interface standard
- Extends the product life and revenue through in-field hardware and software updates

<sup>&</sup>lt;sup>(12)</sup> The 0.143 Gbps data rate is supported using oversampling of user logic that you must implement in the FPGA fabric.



#### Figure 9. HPS Block Diagram

This figure shows a block diagram of the HPS with the dual ARM Cortex-A9 MPCore processor.



## Key Advantages of 20-nm HPS

The 20-nm HPS strikes a balance between enabling maximum software compatibility with 28-nm SoCs while still improving upon the 28-nm HPS architecture. These improvements address the requirements of the next generation target markets such as wireless and wireline communications, compute and storage equipment, broadcast and military in terms of performance, memory bandwidth, connectivity via backplane and security.



## Table 24.Improvements in 20 nm HPS

This table lists the key improvements of the 20 nm HPS compared to the 28 nm HPS.

| Advantages/<br>Improvements                                 | Description  |  |  |
|---|--|--|--|
| Increased performance and overdrive capability              | While the nominal processor frequency is 1.2 GHz, the 20 nm HPS offers an "overdrive" feature which enables a higher processor operating frequency. This requires a higher supply voltage value that is unique to the HPS and may require a separate regulator.  |  |  |
| Increased processor memory<br>bandwidth and DDR4<br>support | Up to 64-bit DDR4 memory at 2,400 Mbps support is available for the processor. The hard memory controller for the HPS comprises a multi-port front end that manages connections to a single port memory controller. The multi-port front end allows logic core and the HPS to share ports and thereby the available bandwidth of the memory controller.  |  |  |
| Flexible I/O sharing  | <ul> <li>An advanced I/O pin muxing scheme allows improved sharing of I/O between the HPS and the core logic. The following types of I/O are available for SoC:</li> <li>17 dedicated I/Os—physically located inside the HPS block and are not accessible to logic within the core. The 17 dedicated I/Os are used for HPS clock, resets, and interfacing with boot devices, QSPI, and SD/MMC.</li> </ul>  |  |  |
|   | • 48 direct shared I/O—located closest to the HPS block and are ideal for high speed HPS peripherals such as EMAC, USB, and others. There is one bank of 48 I/Os that supports direct sharing where the 48 I/Os can be shared 12 I/Os at a time.   |  |  |
|   | • Standard (shared) I/O—all standard I/Os can be shared by the HPS peripherals and any logic within the core. For designs where more than 48 I/Os are required to fully use all the peripherals in the HPS, these I/Os can be connected through the core logic.  |  |  |
| EMAC core   | Three EMAC cores are available in the HPS. The EMAC cores enable an application to support two redundant Ethernet connections; for example, backplane, or two EMAC cores for managing IEEE 1588 time stamp information while allowing a third EMAC core for debug and configuration. All three EMACs can potentially share the same time stamps, simplifying the 1588 time stamping implementation. A new serial time stamp interface allows core logic to access and read the time stamp values. The integrated EMAC controllers can be connected to external Ethernet PHY through the provided MDIO or I <sup>2</sup> C interface.   |  |  |
| On-chip memory  | The on-chip memory is updated to 256 KB support and can support larger data sets and real time algorithms.   |  |  |
| ECC enhancements  | Improvements in L2 Cache ECC management allow identification of errors down to the address level. ECC enhancements also enable improved error injection and status reporting via the introduction of new memory mapped access to syndrome and data signals.  |  |  |
| HPS to FPGA Interconnect<br>Backbone                        | Although the HPS and the Logic Core can operate independently, they are tightly coupled via a high-bandwidth system interconnect built from high-performance ARM AMBA AXI bus bridges. IP bus masters in the FPGA fabric have access to HPS bus slaves via the FPGA-to-HPS interconnect. Similarly, HPS bus masters have access to bus slaves in the core fabric via the HPS-to-FPGA bridge. Both bridges are AMBA AXI-3 compliant and support simultaneous read and write transactions. Up to three masters within the core fabric can share the HPS SDRAM controller with the processor. Additionally, the processor can be used to configure the core fabric under program control via a dedicated 32-bit configuration port. |  |  |
| FPGA configuration and HPS booting                          | The FPGA fabric and HPS in the SoCs are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power.<br>You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility.   |  |  |
| Security  | New security features have been introduced for anti-tamper management, secure boot, encryption (AES), and authentication (SHA).  |  |  |



#### **System Peripherals and Debug Access Port**

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports ARM CoreSight debug and core traces to facilitate software development.

#### **HPS-FPGA AXI Bridges**

The HPS–FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA) Advanced eXtensible Interface (AXI<sup>m</sup>) specifications, consist of the following bridges:

- FPGA-to-HPS AMBA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA Avalon/AMBA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows the HPS to issue transactions to soft peripherals in the FPGA fabric. This bridge is primarily used for control and status register (CSR) accesses to peripherals in the FPGA fabric.

The HPS–FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS–FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

#### **HPS SDRAM Controller Subsystem**

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon<sup>®</sup> Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

The HPS SDRAM controller supports up to 3 masters (command ports), 3x 64-bit read data ports and 3x 64-bit write data ports.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features.

#### Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview A10-OVERVIEW | 2018.04.09



| Date           | Version    | Changes  |
|----------------|------------|--|
| December 2015  | 2015.12.14 | • Updated the number of M20K memory blocks for Arria 10 GX 660 from 2133 to 2131 and corrected the total RAM bit from 48,448 Kb to 48,408 Kb.  |
|                |            | Corrected the number of DSP blocks for Arria 10 GX 660 from 1688 to 1687 in the table listing floating-point arithmetic resources.   |
| November 2015  | 2015.11.02 | • Updated the maximum resources for Arria 10 GX 220, GX 320, GX 480, GX 660, SX 220, SX 320, SX 480, and SX 660.   |
|                |            | <ul> <li>Updated resource count for Arria 10 GX 320, GX 480, GX 660, SX 320,<br/>SX 480, a SX 660 devices in Number of Multipliers in Intel Arria 10<br/>Devices table.</li> </ul>   |
|                |            | <ul><li>Updated the available options for Arria 10 GX, GT, and SX.</li><li>Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li></ul>   |
| June 2015      | 2015.06.15 | Corrected label for Intel Arria 10 GT product lines in the vertical migration figure.  |
| May 2015       | 2015.05.15 | Corrected the DDR3 half rate and quarter rate maximum frequencies in the table that lists the memory standards supported by the Intel Arria 10 hard memory controller.   |
| May 2015       | 2015.05.04 | <ul> <li>Added support for 13.5G JESD204b in the Summary of Features table.</li> <li>Added a link to Arria 10 GT Channel Usage in the Arria 10 GT Package Plan topic.</li> </ul>   |
|                |            | Added a note to the table, Maximum Resource Counts for Arria 10 GT devices.  |
|                |            | Updated the power requirements of the transceivers in the Low Power<br>Serial Transceivers topic.  |
| January 2015   | 2015.01.23 | Added floating point arithmetic features in the Summary of Features table.   |
|                |            | • Updated the total embedded memory from 38.38 megabits (Mb) to 65.6 Mb.   |
|                |            | Updated the table that lists the memory standards supported by Intel<br>Arria 10 devices.  |
|                |            | <ul> <li>Removed support for DDR3U, LPDDR3 SDRAM, RLDRAM 2, and DDR2.</li> <li>Moved RLDRAM 3 support from hard memory controller to soft memory controller. RLDRAM 3 support uses hard PHY with soft memory controller.</li> </ul>    |
|                |            | Added soft memory controller support for QDR IV.   |
|                |            | • Updated the maximum resource count table to include the number of hard memory controllers available in each device variant.  |
|                |            | <ul> <li>Updated the transceiver PCS data rate from 12.5 Gbps to 12 Gbps.</li> <li>Updated the max clock rate of PS, FPP x8, FPP x16, and Configuration</li> </ul>   |
|                |            | via HPS from 125 MHz to 100 MHz.   |
|                |            | <ul> <li>Added a feature for fractional synthesis PLLs: PLL cascading.</li> <li>Updated the HPS programmable general-purpose I/Os from 54 to 62.</li> </ul>  |
| September 2014 | 2014.09.30 | Corrected the 3 V I/O and LVDS I/O counts for F35 and F36 packages   |
|                |            | <ul> <li>of Arria 10 GX.</li> <li>Corrected the 3 V I/O, LVDS I/O, and transceiver counts for the NF40 package of the Arria CX 570 and 660.</li> </ul>   |
|                |            | <ul> <li>package of the Arria GX 570 and 660.</li> <li>Removed 3 V I/O, LVDS I/O, and transceiver counts for the NF40 package of the Arria GX 900 and 1150. The NF40 package is not available for Arria 10 GX 900 and 1150.</li> </ul> |
|                |            | continued  |