# E·XFL

## Intel - 10AS057K1F40I1SG Datasheet



Welcome to E-XFL.COM

#### Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

#### What are **Embedded - System On Chip (SoC)**?

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

#### Details

| Product Status          | Discontinued at Digi-Key   |
|-------------------------|--|
| Architecture            | MCU, FPGA  |
| Core Processor          | Dual ARM® Cortex®-A9 MPCore <sup>™</sup> with CoreSight <sup>™</sup>       |
| Flash Size              | -  |
| RAM Size                | 256KB  |
| Peripherals             | DMA, POR, WDT  |
| Connectivity            | EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG |
| Speed                   | 1.5GHz   |
| Primary Attributes      | FPGA - 570K Logic Elements   |
| Operating Temperature   | -40°C ~ 100°C (TJ)   |
| Package / Case          | 1517-BBGA, FCBGA   |
| Supplier Device Package | 1517-FCBGA (40x40)   |
| Purchase URL            | https://www.e-xfl.com/product-detail/intel/10as057k1f40i1sg                |
|                         |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview

The Intel<sup>®</sup> Arria<sup>®</sup> 10 device family consists of high-performance and power-efficient 20 nm mid-range FPGAs and SoCs.

Intel Arria 10 device family delivers:

- Higher performance than the previous generation of mid-range and high-end FPGAs.
- Power efficiency attained through a comprehensive set of power-saving technologies.

The Intel Arria 10 devices are ideal for high performance, power-sensitive, midrange applications in diverse markets.

| Market                | Applications  |
|-----------------------|---|
| Wireless              | <ul><li>Channel and switch cards in remote radio heads</li><li>Mobile backhaul</li></ul>  |
| Wireline              | <ul> <li>40G/100G muxponders and transponders</li> <li>100G line cards</li> <li>Bridging</li> <li>Aggregation</li> </ul>            |
| Broadcast             | <ul> <li>Studio switches</li> <li>Servers and transport</li> <li>Videoconferencing</li> <li>Professional audio and video</li> </ul> |
| Computing and Storage | <ul><li>Flash cache</li><li>Cloud computing servers</li><li>Server acceleration</li></ul>   |
| Medical               | <ul><li>Diagnostic scanners</li><li>Diagnostic imaging</li></ul>  |
| Military              | <ul> <li>Missile guidance and control</li> <li>Radar</li> <li>Electronic warfare</li> <li>Secure communications</li> </ul>          |

#### Table 1. Sample Markets and Ideal Applications for Intel Arria 10 Devices

#### **Related Information**

Intel Arria 10 Device Handbook: Known Issues Lists the planned updates to the *Intel Arria 10 Device Handbook* chapters.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





| Feature                              |   | Description  |
|--------------------------------------|---|--|
| Embedded Hard IP<br>blocks           | Variable-precision DSP  | <ul> <li>Native support for signal processing precision levels from 18 x 19 to 54 x 54</li> <li>Native support for 27 x 27 multiplier mode</li> <li>64-bit accumulator and cascade for systolic finite impulse responses (FIRs)</li> <li>Internal coefficient memory banks</li> <li>Preadder/subtractor for improved efficiency</li> <li>Additional pipeline register to increase performance and reduce power</li> <li>Supports floating point arithmetic:         <ul> <li>Perform multiplication, addition, subtraction, multiply-add, multiply-subtract, and complex multiplication.</li> <li>Supports multiplication with accumulation capability, cascade summation, and cascade subtraction capability.</li> <li>Dynamic accumulator reset control.</li> <li>Support direct vector dot and complex multiplication chaining multiply floating point DSP blocks.</li> </ul> </li> </ul> |
|                                      | Memory controller   | DDR4, DDR3, and DDR3L  |
|                                      | PCI Express*  | PCI Express (PCIe*) Gen3 (x1, x2, x4, or x8), Gen2 (x1, x2, x4, or x8) and Gen1 (x1, x2, x4, or x8) hard IP with complete protocol stack, endpoint, and root port  |
|                                      | Transceiver I/O   | <ul> <li>10GBASE-KR/40GBASE-KR4 Forward Error Correction (FEC)</li> <li>PCS hard IPs that support: <ul> <li>10-Gbps Ethernet (10GbE)</li> <li>PCIe PIPE interface</li> <li>Interlaken</li> <li>Gbps Ethernet (GbE)</li> <li>Common Public Radio Interface (CPRI) with deterministic latency support</li> <li>Gigabit-capable passive optical network (GPON) with fast lock-time support</li> </ul> </li> <li>13.5G JESD204b</li> <li>8B/10B, 64B/66B, 64B/67B encoders and decoders</li> <li>Custom mode support for proprietary protocols</li> </ul>  |
| Core clock networks                  | <ul> <li>667 MHz externa</li> <li>800 MHz LVDS in</li> <li>Global, regional, and</li> </ul>   | c clocking, depending on the application:<br>I memory interface clocking with 2,400 Mbps DDR4 interface<br>terface clocking with 1,600 Mbps LVDS interface<br>I peripheral clock networks<br>are not used can be gated to reduce dynamic power   |
| Phase-locked loops<br>(PLLs)         | <ul> <li>Support integer r</li> <li>Fractional mode s</li> <li>Integer PLLs:         <ul> <li>Adjacent to gene</li> </ul> </li> </ul> | nthesis, clock delay compensation, and zero delay buffering (ZDB)<br>node and fractional mode<br>support with third-order delta-sigma modulation   |
| FPGA General-purpose<br>I/Os (GPIOs) | On-chip termination   | ry pair can be configured as receiver or transmitter<br>(OCT)<br>-ended LVTTL/LVCMOS interfacing   |
| External Memory<br>Interface         | <ul> <li>DDR4—speeds up</li> <li>DDR3—speeds up</li> </ul>  | Iller— DDR4, DDR3, and DDR3L support<br>to 1,200 MHz/2,400 Mbps<br>to 1,067 MHz/2,133 Mbps<br>Ier—provides support for RLDRAM 3 <sup>(2)</sup> , QDR IV <sup>(2)</sup> , and QDR II+<br><b>continued</b>   |



| Feature            | Description   |
|--------------------|---|
|                    | <ul> <li>Dynamic reconfiguration of the transceivers and PLLs</li> <li>Fine-grained partial reconfiguration of the core fabric</li> <li>Active Serial x4 Interface</li> </ul>   |
| Power management   | <ul> <li>SmartVID</li> <li>Low static power device options</li> <li>Programmable Power Technology</li> <li>Intel Quartus Prime integrated power analysis</li> </ul>   |
| Software and tools | <ul> <li>Intel Quartus Prime design suite</li> <li>Transceiver toolkit</li> <li>Platform Designer system integration tool</li> <li>DSP Builder for Intel FPGAs</li> <li>OpenCL<sup>™</sup> support</li> <li>Intel SoC FPGA Embedded Design Suite (EDS)</li> </ul> |

#### **Related Information**

#### Intel Arria 10 Transceiver PHY Overview Provides details on Intel Arria 10 transceivers.

## **Intel Arria 10 Device Variants and Packages**

#### Table 4. Device Variants for the Intel Arria 10 Device Family

| Variant           | Description   |
|-------------------|---|
| Intel Arria 10 GX | FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.  |
| Intel Arria 10 GT | <ul> <li>FPGA featuring:</li> <li>17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.</li> <li>25.8 Gbps transceivers for supporting CAUI-4 and CEI-25G applications with CFP2 and CFP4 modules.</li> </ul> |
| Intel Arria 10 SX | SoC integrating ARM-based HPS and FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.  |

## **Intel Arria 10 GX**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

#### **Related Information**

#### Intel FPGA Product Selector

Provides the latest information on Intel products.



#### **Maximum Resources**

## Table 5.Maximum Resource Counts for Intel Arria 10 GX Devices (GX 160, GX 220, GX<br/>270, GX 320, and GX 480)

| Reso                     | ource                   |         |         | Product Line |         |         |
|--------------------------|-------------------------|---------|---------|--------------|---------|---------|
|                          |                         | GX 160  | GX 220  | GX 270       | GX 320  | GX 480  |
| Logic Elements           | (LE) (K)                | 160     | 220     | 270          | 320     | 480     |
| ALM                      |                         | 61,510  | 80,330  | 101,620      | 119,900 | 183,590 |
| Register                 |                         | 246,040 | 321,320 | 406,480      | 479,600 | 734,360 |
| Memory (Kb)              | M20K                    | 8,800   | 11,740  | 15,000       | 17,820  | 28,620  |
|                          | MLAB                    | 1,050   | 1,690   | 2,452        | 2,727   | 4,164   |
| Variable-precisi         | on DSP Block            | 156     | 192     | 830          | 985     | 1,368   |
| 18 x 19 Multipli         | er                      | 312     | 384     | 1,660        | 1,970   | 2,736   |
| PLL                      | Fractional<br>Synthesis | 6       | 6       | 8            | 8       | 12      |
|                          | I/O                     | 6       | 6       | 8            | 8       | 12      |
| 17.4 Gbps Trans          | sceiver                 | 12      | 12      | 24           | 24      | 36      |
| GPIO <sup>(3)</sup>      |                         | 288     | 288     | 384          | 384     | 492     |
| LVDS Pair <sup>(4)</sup> |                         | 120     | 120     | 168          | 168     | 222     |
| PCIe Hard IP Bl          | ock                     | 1       | 1       | 2            | 2       | 2       |
| Hard Memory C            | ontroller               | 6       | 6       | 8            | 8       | 12      |

<sup>&</sup>lt;sup>(3)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>&</sup>lt;sup>(4)</sup> Each LVDS I/O pair can be used as differential input or output.



#### Table 8. Package Plan for Intel Arria 10 GX Devices (F34, F35, NF40, and KF40)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | e F34<br>(35 mm × 35 mm,<br>1152-pin FBGA) |             |      |            | F35<br>(35 mm × 35 mm,<br>1152-pin FBGA) |      |            | KF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |      |            | NF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |      |  |
|--------------|--|-------------|------|------------|--|------|------------|---|------|------------|---|------|--|
|              | 3 V<br>I/O                                 | LVDS<br>I/O | XCVR | 3 V<br>I/O | LVDS<br>I/O                              | XCVR | 3 V<br>I/O | LVDS<br>I/O                               | XCVR | 3 V<br>I/O | LVDS<br>I/O                               | XCVR |  |
| GX 270       | 48   | 336         | 24   | 48         | 336                                      | 24   | _          | _   | _    | _          | -   | -    |  |
| GX 320       | 48   | 336         | 24   | 48         | 336                                      | 24   | _          | -   | _    | _          | -   | -    |  |
| GX 480       | 48   | 444         | 24   | 48         | 348                                      | 36   | _          | -   | -    | _          | -   | -    |  |
| GX 570       | 48   | 444         | 24   | 48         | 348                                      | 36   | 96         | 600                                       | 36   | 48         | 540                                       | 48   |  |
| GX 660       | 48   | 444         | 24   | 48         | 348                                      | 36   | 96         | 600                                       | 36   | 48         | 540                                       | 48   |  |
| GX 900       | -  | 504         | 24   | -          | -  | -    | _          | -   | -    | _          | 600                                       | 48   |  |
| GX 1150      | -  | 504         | 24   | -          | -  | -    | _          | -   | -    | _          | 600                                       | 48   |  |

#### Table 9. Package Plan for Intel Arria 10 GX Devices (RF40, NF45, SF45, and UF45)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | RF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |             |      | NF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |             |      | SF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |             |      | UF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |             |      |
|--------------|---|-------------|------|---|-------------|------|---|-------------|------|---|-------------|------|
|              | 3 V<br>I/O                                | LVDS<br>I/O | XCVR |
| GX 900       | _   | 342         | 66   | _   | 768         | 48   | _   | 624         | 72   | _   | 480         | 96   |
| GX 1150      | _   | 342         | 66   | _   | 768         | 48   | _   | 624         | 72   | _   | 480         | 96   |

#### **Related Information**

I/O and High-Speed Differential I/O Interfaces in Intel Arria 10 Devices chapter, Intel Arria 10 Device Handbook

Provides the number of 3 V and LVDS I/Os, and LVDS channels for each Intel Arria 10 device package.

## **Intel Arria 10 GT**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

#### **Related Information**

#### Intel FPGA Product Selector

Provides the latest information on Intel products.



ES : Engineering sample

RoHS

**FPGA Fabric** 

Speed Grade

1 (fastest)

2 3

G : RoHS6 N : RoHS5 Contact Intel P : Leaded for availability

## **Available Options**

Family Variant .....

090 : 900K logic elements 115 : 1,150K logic elements

25.8 Gbps transceivers

Transceiver

1 (fastest)

2

Speed Grade

T : GT variant

Logic Density



Package Code

45 : 1,932 pins, 45 mm x 45 mm

#### Figure 2. Sample Ordering Code and Available Options for Intel Arria 10 GT Devices



#### **Maximum Resources**

#### Table 10. Maximum Resource Counts for Intel Arria 10 GT Devices

| Reso                         | urce                 | Produ     | ct Line           |  |  |
|------------------------------|----------------------|-----------|-------------------|--|--|
|                              |                      | GT 900    | GT 1150           |  |  |
| Logic Elements (LE) (K)      |                      | 900       | 1,150             |  |  |
| ALM                          |                      | 339,620   | 427,200           |  |  |
| Register                     |                      | 1,358,480 | 1,708,800         |  |  |
| Memory (Kb)                  | M20K                 | 48,460    | 54,260            |  |  |
|                              | MLAB                 | 9,386     | 12,984            |  |  |
| Variable-precision DSP Block |                      | 1,518     | 1,518             |  |  |
| 18 x 19 Multiplier           |                      | 3,036     | 3,036             |  |  |
| PLL                          | Fractional Synthesis | 32        | 32                |  |  |
|                              | I/O                  | 16        | 16                |  |  |
| Transceiver                  | 17.4 Gbps            | 72 (5)    | 72 <sup>(5)</sup> |  |  |
|                              | 25.8 Gbps            | 6         | 6                 |  |  |
| GPIO <sup>(6)</sup>          |                      | 624       | 624               |  |  |
| LVDS Pair <sup>(7)</sup>     |                      | 312       | 312               |  |  |
| PCIe Hard IP Block           |                      | 4         | 4                 |  |  |
| Hard Memory Controller       |                      | 16        | 16                |  |  |

#### **Related Information**

#### Intel Arria 10 GT Channel Usage

Configuring GT/GX channels in Intel Arria 10 GT devices.

## Package Plan

#### Table 11.Package Plan for Intel Arria 10 GT Devices

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | (45 m   | SF45<br>(45 mm × 45 mm, 1932-pin FBGA) |      |  |  |  |  |  |
|--------------|---------|--|------|--|--|--|--|--|
|              | 3 V I/O | LVDS I/O                               | XCVR |  |  |  |  |  |
| GT 900       | —       | 624                                    | 72   |  |  |  |  |  |
| GT 1150      | _       | 624                                    | 72   |  |  |  |  |  |

<sup>&</sup>lt;sup>(5)</sup> If all 6 GT channels are in use, 12 of the GX channels are not usable.

<sup>&</sup>lt;sup>(6)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>&</sup>lt;sup>(7)</sup> Each LVDS I/O pair can be used as differential input or output.



#### **Maximum Resources**

#### Table 12. Maximum Resource Counts for Intel Arria 10 SX Devices

| Reso                         | ource                   |         |         | I       | Product Line |         |         |           |
|------------------------------|-------------------------|---------|---------|---------|--------------|---------|---------|-----------|
|                              |                         | SX 160  | SX 220  | SX 270  | SX 320       | SX 480  | SX 570  | SX 660    |
| Logic Elements               | s (LE) (K)              | 160     | 220     | 270     | 320          | 480     | 570     | 660       |
| ALM                          |                         | 61,510  | 80,330  | 101,620 | 119,900      | 183,590 | 217,080 | 251,680   |
| Register                     |                         | 246,040 | 321,320 | 406,480 | 479,600      | 734,360 | 868,320 | 1,006,720 |
| Memory (Kb)                  | M20K                    | 8,800   | 11,740  | 15,000  | 17,820       | 28,620  | 36,000  | 42,620    |
|                              | MLAB                    | 1,050   | 1,690   | 2,452   | 2,727        | 4,164   | 5,096   | 5,788     |
| Variable-precision DSP Block |                         | 156     | 192     | 830     | 985          | 1,368   | 1,523   | 1,687     |
| 18 x 19 Multiplier           |                         | 312     | 384     | 1,660   | 1,970        | 2,736   | 3,046   | 3,374     |
| PLL                          | Fractional<br>Synthesis | 6       | 6       | 8       | 8            | 12      | 16      | 16        |
|                              | I/O                     | 6       | 6       | 8       | 8            | 12      | 16      | 16        |
| 17.4 Gbps Tra                | nsceiver                | 12      | 12      | 24      | 24           | 36      | 48      | 48        |
| GPIO <sup>(8)</sup>          |                         | 288     | 288     | 384     | 384          | 492     | 696     | 696       |
| LVDS Pair <sup>(9)</sup>     |                         | 120     | 120     | 168     | 168          | 174     | 324     | 324       |
| PCIe Hard IP Block           |                         | 1       | 1       | 2       | 2            | 2       | 2       | 2         |
| Hard Memory Controller       |                         | 6       | 6       | 8       | 8            | 12      | 16      | 16        |
| ARM Cortex-As<br>Processor   | 9 MPCore                | Yes     | Yes     | Yes     | Yes          | Yes     | Yes     | Yes       |

#### Package Plan

## Table 13.Package Plan for Intel Arria 10 SX Devices (U19, F27, F29, and F34)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | U19<br>(19 mm × 19 mm,<br>484-pin UBGA) |             | F27<br>(27 mm × 27 mm,<br>672-pin FBGA) |            |             | F29<br>(29 mm × 29 mm,<br>780-pin FBGA) |            |             | F34<br>(35 mm × 35 mm,<br>1152-pin FBGA) |            |             |      |
|--------------|---|-------------|---|------------|-------------|---|------------|-------------|--|------------|-------------|------|
|              | 3 V<br>I/O                              | LVDS<br>I/O | XCVR                                    | 3 V<br>I/O | LVDS<br>I/O | XCVR                                    | 3 V<br>I/O | LVDS<br>I/O | XCVR                                     | 3 V<br>I/O | LVDS<br>I/O | XCVR |
| SX 160       | 48                                      | 144         | 6                                       | 48         | 192         | 12                                      | 48         | 240         | 12                                       | _          | -           | -    |
| SX 220       | 48                                      | 144         | 6                                       | 48         | 192         | 12                                      | 48         | 240         | 12                                       | _          | -           | -    |
| SX 270       | -                                       | -           | _                                       | 48         | 192         | 12                                      | 48         | 312         | 12                                       | 48         | 336         | 24   |
| SX 320       | -                                       | -           | _                                       | 48         | 192         | 12                                      | 48         | 312         | 12                                       | 48         | 336         | 24   |
|              |   |             |   |            |             |   |            |             |  |            | conti       | nued |

<sup>&</sup>lt;sup>(8)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(9)</sup> Each LVDS I/O pair can be used as differential input or output.



#### Figure 5. ALM for Intel Arria 10 Devices



The Intel Quartus Prime software optimizes your design according to the ALM logic structure and automatically maps legacy designs into the Intel Arria 10 ALM architecture.

## **Variable-Precision DSP Block**

The Intel Arria 10 variable precision DSP blocks support fixed-point arithmetic and floating-point arithmetic.

Features for fixed-point arithmetic:

- High-performance, power-optimized, and fully registered multiplication operations
- 18-bit and 27-bit word lengths
- Two 18 x 19 multipliers or one 27 x 27 multiplier per DSP block
- Built-in addition, subtraction, and 64-bit double accumulation register to combine multiplication results
- Cascading 19-bit or 27-bit when pre-adder is disabled and cascading 18-bit when pre-adder is used to form the tap-delay line for filtering applications
- Cascading 64-bit output bus to propagate output results from one block to the next block without external logic support
- Hard pre-adder supported in 19-bit and 27-bit modes for symmetric filters
- Internal coefficient register bank in both 18-bit and 27-bit modes for filter implementation
- 18-bit and 27-bit systolic finite impulse response (FIR) filters with distributed output adder
- Biased rounding support



Features for floating-point arithmetic:

- A completely hardened architecture that supports multiplication, addition, subtraction, multiply-add, and multiply-subtract
- Multiplication with accumulation capability and a dynamic accumulator reset control
- Multiplication with cascade summation capability
- Multiplication with cascade subtraction capability
- Complex multiplication
- Direct vector dot product
- Systolic FIR filter

#### Table 15. Variable-Precision DSP Block Configurations for Intel Arria 10 Devices

| Usage Example   | Multiplier Size (Bit)           | DSP Block Resources |
|---|---------------------------------|---------------------|
| Medium precision fixed point                            | Two 18 x 19                     | 1                   |
| High precision fixed or Single precision floating point | One 27 x 27                     | 1                   |
| Fixed point FFTs  | One 19 x 36 with external adder | 1                   |
| Very high precision fixed point                         | One 36 x 36 with external adder | 2                   |
| Double precision floating point                         | One 54 x 54 with external adder | 4                   |

#### Table 16. Resources for Fixed-Point Arithmetic in Intel Arria 10 Devices

The table lists the variable-precision DSP resources by bit precision for each Intel Arria 10 device.

| Variant               | Product Line | Variable-<br>precision<br>DSP Block | Independent Input and Output<br>Multiplications Operator |                       | 18 x 19<br>Multiplier<br>Adder Sum | 18 x 18<br>Multiplier                |
|-----------------------|--------------|-------------------------------------|--|-----------------------|------------------------------------|--------------------------------------|
|                       |              | DSP BIOCK                           | 18 x 19<br>Multiplier                                    | 27 x 27<br>Multiplier | Mode                               | Adder<br>Summed with<br>36 bit Input |
| AIntel Arria 10<br>GX | GX 160       | 156                                 | 312  | 156                   | 156                                | 156                                  |
| GX                    | GX 220       | 192                                 | 384  | 192                   | 192                                | 192                                  |
|                       | GX 270       | 830                                 | 1,660  | 830                   | 830                                | 830                                  |
|                       | GX 320       | 984                                 | 1,968  | 984                   | 984                                | 984                                  |
|                       | GX 480       | 1,368                               | 2,736  | 1,368                 | 1,368                              | 1,368                                |
|                       | GX 570       | 1,523                               | 3,046  | 1,523                 | 1,523                              | 1,523                                |
|                       | GX 660       | 1,687                               | 3,374  | 1,687                 | 1,687                              | 1,687                                |
|                       | GX 900       | 1,518                               | 3,036  | 1,518                 | 1,518                              | 1,518                                |
|                       | GX 1150      | 1,518                               | 3,036  | 1,518                 | 1,518                              | 1,518                                |
| Intel Arria 10        | GT 900       | 1,518                               | 3,036  | 1,518                 | 1,518                              | 1,518                                |
| GT                    | GT 1150      | 1,518                               | 3,036  | 1,518                 | 1,518                              | 1,518                                |
| Intel Arria 10        | SX 160       | 156                                 | 312  | 156                   | 156                                | 156                                  |
| SX                    | SX 220       | 192                                 | 384  | 192                   | 192                                | 192                                  |
|                       | SX 270       | 830                                 | 1,660  | 830                   | 830                                | 830                                  |
|                       |              |                                     |  |                       |                                    | continued                            |



The fractional synthesis PLLs support the following features:

- Reference clock frequency synthesis for transceiver CMU and Advanced Transmit (ATX) PLLs
- Clock network delay compensation
- Zero-delay buffering
- Direct transmit clocking for transceivers
- Independently configurable into two modes:
  - Conventional integer mode equivalent to the general purpose PLL
  - Enhanced fractional mode with third order delta-sigma modulation
- PLL cascading

#### I/O PLLs

The integer mode I/O PLLs are located in each bank of 48 I/Os. You can use the I/O PLLs to simplify the design of external memory and high-speed LVDS interfaces.

In each I/O bank, the I/O PLLs are adjacent to the hard memory controllers and LVDS SERDES. Because these PLLs are tightly coupled with the I/Os that need to use them, it makes it easier to close timing.

You can use the I/O PLLs for general purpose applications in the core such as clock network delay compensation and zero-delay buffering.

Intel Arria 10 devices support PLL-to-PLL cascading.

## **FPGA General Purpose I/O**

Intel Arria 10 devices offer highly configurable GPIOs. Each I/O bank contains 48 general purpose I/Os and a high-efficiency hard memory controller.

The following list describes the features of the GPIOs:

- Consist of 3 V I/Os for high-voltage application and LVDS I/Os for differential signaling
  - $-\,$  Up to two 3 V I/O banks, available in some devices, that support up to 3 V I/O standards
  - LVDS I/O banks that support up to 1.8 V I/O standards
- Support a wide range of single-ended and differential I/O interfaces
- LVDS speeds up to 1.6 Gbps
- Each LVDS pair of pins has differential input and output buffers, allowing you to configure the LVDS direction for each pair.
- Programmable bus hold and weak pull-up
- Programmable differential output voltage (V<sub>OD</sub>) and programmable pre-emphasis



- Series ( $R_S$ ) and parallel ( $R_T$ ) on-chip termination (OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture

## **External Memory Interface**

Intel Arria 10 devices offer massive external memory bandwidth, with up to seven 32bit DDR4 memory interfaces running at up to 2,400 Mbps. This bandwidth provides additional ease of design, lower power, and resource efficiencies of hardened highperformance memory controllers.

The memory interface within Intel Arria 10 FPGAs and SoCs delivers the highest performance and ease of use. You can configure up to a maximum width of 144 bits when using the hard or soft memory controllers. If required, you can bypass the hard memory controller and use a soft controller implemented in the user logic.

Each I/O contains a hardened DDR read/write path (PHY) capable of performing key memory interface functionality such as read/write leveling, FIFO buffering to lower latency and improve margin, timing calibration, and on-chip termination.

The timing calibration is aided by the inclusion of hard microcontrollers based on Intel's Nios<sup>®</sup> II technology, specifically tailored to control the calibration of multiple memory interfaces. This calibration allows the Intel Arria 10 device to compensate for any changes in process, voltage, or temperature either within the Intel Arria 10 device itself, or within the external memory device. The advanced calibration algorithms ensure maximum bandwidth and robust timing margin across all operating conditions.

In addition to parallel memory interfaces, Intel Arria 10 devices support serial memory technologies such as the Hybrid Memory Cube (HMC). The HMC is supported by the Intel Arria 10 high-speed serial transceivers which connect up to four HMC links, with each link running at data rates up to 15 Gbps.

#### **Related Information**

#### External Memory Interface Spec Estimator

Provides a parametric tool that allows you to find and compare the performance of the supported external memory interfaces in IntelFPGAs.

## **Memory Standards Supported by Intel Arria 10 Devices**

The I/Os are designed to provide high performance support for existing and emerging external memory standards.



#### Table 20. Memory Standards Supported by the Hard Memory Controller

This table lists the overall capability of the hard memory controller. For specific details, refer to the External Memory Interface Spec Estimator and Intel Arria 10 Device Datasheet.

| Memory Standard | Rate Support | Ping Pong PHY Support | Maximum Frequency<br>(MHz) |
|-----------------|--------------|-----------------------|----------------------------|
| DDR4 SDRAM      | Quarter rate | Yes                   | 1,067                      |
|                 |              | _                     | 1,200                      |
| DDR3 SDRAM      | Half rate    | Yes                   | 533                        |
|                 |              | _                     | 667                        |
|                 | Quarter rate | Yes                   | 1,067                      |
|                 |              | _                     | 1,067                      |
| DDR3L SDRAM     | Half rate    | Yes                   | 533                        |
|                 |              | _                     | 667                        |
|                 | Quarter rate | Yes                   | 933                        |
|                 |              | _                     | 933                        |
| LPDDR3 SDRAM    | Half rate    | -                     | 533                        |
|                 | Quarter rate | _                     | 800                        |

#### Table 21. Memory Standards Supported by the Soft Memory Controller

| Memory Standard             | Rate Support | Maximum Frequency<br>(MHz) |
|-----------------------------|--------------|----------------------------|
| RLDRAM 3 (11)               | Quarter rate | 1,200                      |
| QDR IV SRAM <sup>(11)</sup> | Quarter rate | 1,067                      |
| QDR II SRAM                 | Full rate    | 333                        |
|                             | Half rate    | 633                        |
| QDR II+ SRAM                | Full rate    | 333                        |
|                             | Half rate    | 633                        |
| QDR II+ Xtreme SRAM         | Full rate    | 333                        |
|                             | Half rate    | 633                        |

#### Table 22. Memory Standards Supported by the HPS Hard Memory Controller

The hard processor system (HPS) is available in Intel Arria 10 SoC devices only.

| Memory Standard | Rate Support | Maximum Frequency<br>(MHz) |
|-----------------|--------------|----------------------------|
| DDR4 SDRAM      | Half rate    | 1,200                      |
| DDR3 SDRAM      | Half rate    | 1,067                      |
| DDR3L SDRAM     | Half rate    | 933                        |

<sup>&</sup>lt;sup>(11)</sup> Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



#### **Related Information**

#### Intel Arria 10 Device Datasheet

Lists the memory interface performance according to memory interface standards, rank or chip select configurations, and Intel Arria 10 device speed grades.

## PCIe Gen1, Gen2, and Gen3 Hard IP

Intel Arria 10 devices contain PCIe hard IP that is designed for performance and ease-of-use:

- Includes all layers of the PCIe stack—transaction, data link and physical layers.
- Supports PCIe Gen3, Gen2, and Gen1 Endpoint and Root Port in x1, x2, x4, or x8 lane configuration.
- Operates independently from the core logic—optional configuration via protocol (CvP) allows the PCIe link to power up and complete link training in less than 100 ms while the Intel Arria 10 device completes loading the programming file for the rest of the FPGA.
- Provides added functionality that makes it easier to support emerging features such as Single Root I/O Virtualization (SR-IOV) and optional protocol extensions.
- Provides improved end-to-end datapath protection using ECC.
- Supports FPGA configuration via protocol (CvP) using PCIe at Gen3, Gen2, or Gen1 speed.

#### **Related Information**

PCS Features on page 30

## **Enhanced PCS Hard IP for Interlaken and 10 Gbps Ethernet**

#### **Interlaken Support**

The Intel Arria 10 enhanced PCS hard IP provides integrated Interlaken PCS supporting rates up to 25.8 Gbps per lane.

The Interlaken PCS is based on the proven functionality of the PCS developed for Intel's previous generation FPGAs, which demonstrated interoperability with Interlaken ASSP vendors and third-party IP suppliers. The Interlaken PCS is present in every transceiver channel in Intel Arria 10 devices.

#### **Related Information**

PCS Features on page 30

#### **10 Gbps Ethernet Support**

The Intel Arria 10 enhanced PCS hard IP supports 10GBASE-R PCS compliant with IEEE 802.3 10 Gbps Ethernet (10GbE). The integrated hard IP support for 10GbE and the 10 Gbps transceivers save external PHY cost, board space, and system power.



#### Figure 7. Device Chip Overview for Intel Arria 10 GX and GT Devices



Figure 8. Device Chip Overview for Intel Arria 10 SX Devices



#### **PMA Features**

Intel Arria 10 transceivers provide exceptional signal integrity at data rates up to 25.8 Gbps. Clocking options include ultra-low jitter ATX PLLs (LC tank based), clock multiplier unit (CMU) PLLs, and fractional PLLs.



Each transceiver channel contains a channel PLL that can be used as the CMU PLL or clock data recovery (CDR) PLL. In CDR mode, the channel PLL recovers the receiver clock and data in the transceiver channel. Up to 80 independent data rates can be configured on a single Intel Arria 10 device.

#### Table 23. PMA Features of the Transceivers in Intel Arria 10 Devices

| Feature  | Capability  |
|--|---|
| Chip-to-Chip Data Rates                                    | 1 Gbps to 17.4 Gbps (Intel Arria 10 GX devices)<br>1 Gbps to 25.8 Gbps (Intel Arria 10 GT devices)  |
| Backplane Support  | Drive backplanes at data rates up to 12.5 Gbps  |
| Optical Module Support                                     | SFP+/SFP, XFP, CXP, QSFP/QSFP28, CFP/CFP2/CFP4  |
| Cable Driving Support                                      | SFP+ Direct Attach, PCI Express over cable, eSATA   |
| Transmit Pre-Emphasis                                      | 4-tap transmit pre-emphasis and de-emphasis to compensate for system channel loss   |
| Continuous Time Linear<br>Equalizer (CTLE)                 | Dual mode, high-gain, and high-data rate, linear receive equalization to compensate for system channel loss   |
| Decision Feedback Equalizer<br>(DFE)                       | 7-fixed and 4-floating tap DFE to equalize backplane channel loss in the presence of crosstalk and noisy environments   |
| Variable Gain Amplifier                                    | Optimizes the signal amplitude prior to the CDR sampling and operates in fixed and adaptive modes   |
| Altera Digital Adaptive<br>Parametric Tuning (ADAPT)       | Fully digital adaptation engine to automatically adjust all link equalization parameters—<br>including CTLE, DFE, and variable gain amplifier blocks—that provide optimal link margin<br>without intervention from user logic |
| Precision Signal Integrity<br>Calibration Engine (PreSICE) | Hardened calibration controller to quickly calibrate all transceiver control parameters on power-up, which provides the optimal signal integrity and jitter performance   |
| Advanced Transmit (ATX)<br>PLL                             | Low jitter ATX (LC tank based) PLLs with continuous tuning range to cover a wide range of standard and proprietary protocols  |
| Fractional PLLs  | On-chip fractional frequency synthesizers to replace on-board crystal oscillators and reduce system cost  |
| Digitally Assisted Analog<br>CDR                           | Superior jitter tolerance with fast lock time   |
| Dynamic Partial<br>Reconfiguration                         | Allows independent control of the Avalon memory-mapped interface of each transceiver channel for the highest transceiver flexibility  |
| Multiple PCS-PMA and PCS-<br>PLD interface widths          | 8-, 10-, 16-, 20-, 32-, 40-, or 64-bit interface widths for flexibility of deserialization width, encoding, and reduced latency   |

## **PCS Features**

This table summarizes the Intel Arria 10 transceiver PCS features. You can use the transceiver PCS to support a wide range of protocols ranging from 1 Gbps to 25.8 Gbps.



## **Features of the HPS**

The HPS has the following features:

- 1.2-GHz, dual-core ARM Cortex-A9 MPCore processor with up to 1.5-GHz via overdrive
  - ARMv7-A architecture that runs 32-bit ARM instructions, 16-bit and 32-bit Thumb instructions, and 8-bit Java byte codes in Jazelle style
  - Superscalar, variable length, out-of-order pipeline with dynamic branch prediction
  - Instruction Efficiency 2.5 MIPS/MHz, which provides total performance of 7500 MIPS at 1.5 GHz
- Each processor core includes:
  - 32 KB of L1 instruction cache, 32 KB of L1 data cache
  - Single- and double-precision floating-point unit and NEON media engine
  - CoreSight debug and trace technology
  - Snoop Control Unit (SCU) and Acceleration Coherency Port (ACP)
- 512 KB of shared L2 cache
- 256 KB of scratch RAM
- Hard memory controller with support for DDR3, DDR4 and optional error correction code (ECC) support
- Multiport Front End (MPFE) Scheduler interface to the hard memory controller
- 8-channel direct memory access (DMA) controller
- QSPI flash controller with SIO, DIO, QIO SPI Flash support
- NAND flash controller (ONFI 1.0 or later) with DMA and ECC support, updated to support 8 and 16-bit Flash devices and new command DMA to offload CPU for fast power down recovery
- Updated SD/SDIO/MMC controller to eMMC 4.5 with DMA with CE-ATA digital command support
- 3 10/100/1000 Ethernet media access control (MAC) with DMA
- 2 USB On-the-Go (OTG) controllers with DMA
- 5 I<sup>2</sup>C controllers (3 can be used by EMAC for MIO to external PHY)
- 2 UART 16550 Compatible controllers
- 4 serial peripheral interfaces (SPI) (2 Master, 2 Slaves)
- 62 programmable general-purpose I/Os, which includes 48 direct share I/Os that allows the HPS peripherals to connect directly to the FPGA I/Os
- 7 general-purpose timers
- 4 watchdog timers
- Anti-tamper, Secure Boot, Encryption (AES) and Authentication (SHA)



## **FPGA Configuration and HPS Booting**

The FPGA fabric and HPS in the SoC FPGA must be powered at the same time. You can reduce the clock frequencies or gate the clocks to reduce dynamic power.

Once powered, the FPGA fabric and HPS can be configured independently thus providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or partially reconfigure the FPGA fabric at any time under software control. The HPS can also configure other FPGAs on the board through the FPGA configuration controller.
- Configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.

#### **Hardware and Software Development**

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Platform Designer system integration tool in the Intel Quartus Prime software.

For software development, the ARM-based SoC FPGA devices inherit the rich software development ecosystem available for the ARM Cortex-A9 MPCore processor. The software development process for Intel SoC FPGAs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux\*, VxWorks\*, and other operating systems are available for the SoC FPGAs. For more information on the operating systems support availability, contact the Intel FPGA sales team.

You can begin device-specific firmware and software development on the Intel SoC FPGA Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

## **Dynamic and Partial Reconfiguration**

The Intel Arria 10 devices support dynamic and partial reconfiguration. You can use dynamic and partial reconfiguration simultaneously to enable seamless reconfiguration of both the device core and transceivers.

#### **Dynamic Reconfiguration**

You can reconfigure the PMA and PCS blocks while the device continues to operate. This feature allows you to change the data rates, protocol, and analog settings of a channel in a transceiver bank without affecting on-going data transfer in other transceiver banks. This feature is ideal for applications that require dynamic multiprotocol or multirate support.

## **Partial Reconfiguration**

Using partial reconfiguration, you can reconfigure some parts of the device while keeping the device in operation.



Instead of placing all device functions in the FPGA fabric, you can store some functions that do not run simultaneously in external memory and load them only when required. This capability increases the effective logic density of the device, and lowers cost and power consumption.

In the Intel solution, you do not have to worry about intricate device architecture to perform a partial reconfiguration. The partial reconfiguration capability is built into the Intel Quartus Prime design software, making such time-intensive task simple.

Intel Arria 10 devices support partial reconfiguration in the following configuration options:

- Using an internal host:
  - All supported configuration modes where the FPGA has access to external memory devices such as serial and parallel flash memory.
  - Configuration via Protocol [CvP (PCIe)]
- Using an external host—passive serial (PS), fast passive parallel (FPP) x8, FPP x16, and FPP x32 I/O interface.

## **Enhanced Configuration and Configuration via Protocol**

#### Table 25. Configuration Schemes and Features of Intel Arria 10 Devices

Intel Arria 10 devices support 1.8 V programming voltage and several configuration schemes.

| Scheme   | Data<br>Width    | Max Clock<br>Rate<br>(MHz) | Max Data<br>Rate<br>(Mbps)<br>(13) | Decompression | Design<br>Security <sup>(1</sup><br>4) | Partial<br>Reconfiguration<br>(15) | Remote<br>System<br>Update                      |
|--|------------------|----------------------------|------------------------------------|---------------|--|------------------------------------|---|
| JTAG   | 1 bit            | 33                         | 33                                 | _             | -                                      | Yes <sup>(16)</sup>                | -   |
| Active Serial (AS)<br>through the<br>EPCQ-L<br>configuration<br>device | 1 bit,<br>4 bits | 100                        | 400                                | Yes           | Yes                                    | Yes <sup>(16)</sup>                | Yes   |
| Passive serial (PS)<br>through CPLD or<br>external<br>microcontroller  | 1 bit            | 100                        | 100                                | Yes           | Yes                                    | Yes <sup>(16)</sup>                | Parallel<br>Flash<br>Loader<br>(PFL) IP<br>core |
|  | continued        |                            |                                    |               |  | ntinued                            |   |

<sup>&</sup>lt;sup>(13)</sup> Enabling either compression or design security features affects the maximum data rate. Refer to the Intel Arria 10 Device Datasheet for more information.

<sup>&</sup>lt;sup>(14)</sup> Encryption and compression cannot be used simultaneously.

<sup>&</sup>lt;sup>(15)</sup> Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Intel for support.

<sup>&</sup>lt;sup>(16)</sup> Partial configuration can be performed only when it is configured as internal host.



The optional power reduction techniques in Intel Arria 10 devices include:

- SmartVID—a code is programmed into each device during manufacturing that allows a smart regulator to operate the device at lower core V<sub>CC</sub> while maintaining performance
- **Programmable Power Technology**—non-critical timing paths are identified by the Intel Quartus Prime software and the logic in these paths is biased for low power instead of high performance
- Low Static Power Options—devices are available with either standard static power or low static power while maintaining performance

Furthermore, Intel Arria 10 devices feature Intel's industry-leading low power transceivers and include a number of hard IP blocks that not only reduce logic resources but also deliver substantial power savings compared to soft implementations. In general, hard IP blocks consume up to 90% less power than the equivalent soft logic implementations.

## **Incremental Compilation**

The Intel Quartus Prime software incremental compilation feature reduces compilation time and helps preserve performance to ease timing closure. The incremental compilation feature enables the partial reconfiguration flow for Intel Arria 10 devices.

Incremental compilation supports top-down, bottom-up, and team-based design flows. This feature facilitates modular, hierarchical, and team-based design flows where different designers compile their respective design sections in parallel. Furthermore, different designers or IP providers can develop and optimize different blocks of the design independently. These blocks can then be imported into the top level project.

## **Document Revision History for Intel Arria 10 Device Overview**

| Document<br>Version | Changes  |
|---------------------|--|
| 2018.04.09          | Updated the lowest $V_{CC}$ from 0.83 V to 0.82 V in the topic listing a summary of the device features. |

| Date         | Version    | Changes  |
|--------------|------------|--|
| January 2018 | 2018.01.17 | Updated the maximum data rate for HPS (Intel Arria 10 SX devices external memory interface DDR3 controller from 2,166 Mbps to 2,133 Mbps.  |
|              |            | <ul> <li>Updated maximum frequency supported for half rate QDRII and QDRII<br/>+ SRAM to 633 MHz in <i>Memory Standards Supported by the Soft</i><br/><i>Memory Controller</i> table.</li> </ul> |
|              |            | Updated transceiver backplane capability to 12.5 Gbps.   |
|              |            | • Removed transceiver speed grade 5 in <i>Sample Ordering Core and Available Options for Intel Arria 10 GX Devices</i> figure.   |
|              | 1          | continued  |