



Welcome to **E-XFL.COM** 

# **Embedded - System On Chip (SoC):** The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### What are **Embedded - System On Chip (SoC)**?

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

| Details                 |  |
|-------------------------|--|
| Product Status          | Active   |
| Architecture            | MCU, FPGA  |
| Core Processor          | Dual ARM® Cortex®-A9 MPCore™ with CoreSight™                               |
| Flash Size              | -  |
| RAM Size                | 256KB  |
| Peripherals             | DMA, POR, WDT  |
| Connectivity            | EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG |
| Speed                   | 1.5GHz   |
| Primary Attributes      | FPGA - 570K Logic Elements   |
| Operating Temperature   | 0°C ~ 100°C (TJ)   |
| Package / Case          | 1517-BBGA, FCBGA   |
| Supplier Device Package | 1517-FCBGA (40x40)   |
| Purchase URL            | https://www.e-xfl.com/product-detail/intel/10as057k4f40e3lg                |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **Contents**

| Inte | I <sup>®</sup> Arria <sup>®</sup> 10 Device Overview         | 3    |
|------|--|------|
|      | Key Advantages of Intel Arria 10 Devices                     | 4    |
|      | Summary of Intel Arria 10 Features                           |      |
|      | Intel Arria 10 Device Variants and Packages                  | 7    |
|      | Intel Arria 10 GX  | 7    |
|      | Intel Arria 10 GT  | . 11 |
|      | Intel Arria 10 SX  | . 14 |
|      | I/O Vertical Migration for Intel Arria 10 Devices            | . 17 |
|      | Adaptive Logic Module  |      |
|      | Variable-Precision DSP Block                                 | . 18 |
|      | Embedded Memory Blocks                                       | . 20 |
|      | Types of Embedded Memory                                     | 21   |
|      | Embedded Memory Capacity in Intel Arria 10 Devices           | 21   |
|      | Embedded Memory Configurations for Single-port Mode          |      |
|      | Clock Networks and PLL Clock Sources                         | . 22 |
|      | Clock Networks   |      |
|      | Fractional Synthesis and I/O PLLs                            |      |
|      | FPGA General Purpose I/O                                     |      |
|      | External Memory Interface                                    |      |
|      | Memory Standards Supported by Intel Arria 10 Devices         |      |
|      | PCIe Gen1, Gen2, and Gen3 Hard IP                            |      |
|      | Enhanced PCS Hard IP for Interlaken and 10 Gbps Ethernet     |      |
|      | Interlaken Support   |      |
|      | 10 Gbps Ethernet Support                                     |      |
|      | Low Power Serial Transceivers                                |      |
|      | Transceiver Channels   |      |
|      | PMA Features   |      |
|      | PCS Features   |      |
|      | SoC with Hard Processor System                               |      |
|      | Key Advantages of 20-nm HPS                                  |      |
|      | Features of the HPS  |      |
|      | FPGA Configuration and HPS Booting                           | 37   |
|      | Hardware and Software Development                            |      |
|      | Dynamic and Partial Reconfiguration                          |      |
|      | Dynamic Reconfiguration                                      |      |
|      | Partial Reconfiguration                                      |      |
|      | Enhanced Configuration and Configuration via Protocol        |      |
|      | SEU Error Detection and Correction                           |      |
|      | Power Management   |      |
|      | Incremental Compilation                                      |      |
|      | Document Revision History for Intel Arria 10 Device Overview | 40   |



| Feature            | Description  |
|--------------------|--|
|                    | <ul> <li>Dynamic reconfiguration of the transceivers and PLLs</li> <li>Fine-grained partial reconfiguration of the core fabric</li> <li>Active Serial x4 Interface</li> </ul>  |
| Power management   | SmartVID     Low static power device options     Programmable Power Technology     Intel Quartus Prime integrated power analysis   |
| Software and tools | <ul> <li>Intel Quartus Prime design suite</li> <li>Transceiver toolkit</li> <li>Platform Designer system integration tool</li> <li>DSP Builder for Intel FPGAs</li> <li>OpenCL™ support</li> <li>Intel SoC FPGA Embedded Design Suite (EDS)</li> </ul> |

#### **Related Information**

Intel Arria 10 Transceiver PHY Overview

Provides details on Intel Arria 10 transceivers.

### **Intel Arria 10 Device Variants and Packages**

#### Table 4. **Device Variants for the Intel Arria 10 Device Family**

| Variant           | Description   |
|-------------------|---|
| Intel Arria 10 GX | FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.  |
| Intel Arria 10 GT | <ul> <li>FPGA featuring:</li> <li>17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.</li> <li>25.8 Gbps transceivers for supporting CAUI-4 and CEI-25G applications with CFP2 and CFP4 modules.</li> </ul> |
| Intel Arria 10 SX | SoC integrating ARM-based HPS and FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.  |

### **Intel Arria 10 GX**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

### **Related Information**

Intel FPGA Product Selector

Provides the latest information on Intel products.



### **Maximum Resources**

Table 5. Maximum Resource Counts for Intel Arria 10 GX Devices (GX 160, GX 220, GX 270, GX 320, and GX 480)

| Resource                     |                         |         |         | <b>Product Line</b> |         |         |
|------------------------------|-------------------------|---------|---------|---------------------|---------|---------|
|                              |                         | GX 160  | GX 220  | GX 270              | GX 320  | GX 480  |
| Logic Elements               | (LE) (K)                | 160     | 220     | 270                 | 320     | 480     |
| ALM                          |                         | 61,510  | 80,330  | 101,620             | 119,900 | 183,590 |
| Register                     |                         | 246,040 | 321,320 | 406,480             | 479,600 | 734,360 |
| Memory (Kb)                  | M20K                    | 8,800   | 11,740  | 15,000              | 17,820  | 28,620  |
|                              | MLAB                    | 1,050   | 1,690   | 2,452               | 2,727   | 4,164   |
| Variable-precision DSP Block |                         | 156     | 192     | 830                 | 985     | 1,368   |
| 18 x 19 Multipli             | er                      | 312     | 384     | 1,660               | 1,970   | 2,736   |
| PLL                          | Fractional<br>Synthesis | 6       | 6       | 8                   | 8       | 12      |
|                              | I/O                     | 6       | 6       | 8                   | 8       | 12      |
| 17.4 Gbps Trans              | sceiver                 | 12      | 12      | 24                  | 24      | 36      |
| GPIO (3)                     |                         | 288     | 288     | 384                 | 384     | 492     |
| LVDS Pair (4)                |                         | 120     | 120     | 168 168             |         | 222     |
| PCIe Hard IP Block           |                         | 1       | 1       | 2                   | 2       | 2       |
| Hard Memory Controller       |                         | 6       | 6       | 8                   | 8       | 12      |

 $<sup>^{(3)}</sup>$  The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(4)</sup> Each LVDS I/O pair can be used as differential input or output.



### **Available Options**

Figure 2. Sample Ordering Code and Available Options for Intel Arria 10 GT Devices





#### **Maximum Resources**

Table 10. Maximum Resource Counts for Intel Arria 10 GT Devices

| Reso                         | ource                | Product Line      |                   |  |  |  |
|------------------------------|----------------------|-------------------|-------------------|--|--|--|
|                              |                      | GT 900            | GT 1150           |  |  |  |
| Logic Elements (LE) (K)      |                      | 900               | 1,150             |  |  |  |
| ALM                          |                      | 339,620           | 427,200           |  |  |  |
| Register                     |                      | 1,358,480         | 1,708,800         |  |  |  |
| Memory (Kb)                  | M20K                 | 48,460            | 54,260            |  |  |  |
|                              | MLAB                 | 9,386             | 12,984            |  |  |  |
| Variable-precision DSP Block |                      | 1,518             | 1,518             |  |  |  |
| 18 x 19 Multiplier           |                      | 3,036             | 3,036             |  |  |  |
| PLL                          | Fractional Synthesis | 32                | 32                |  |  |  |
|                              | I/O                  | 16                | 16                |  |  |  |
| Transceiver                  | 17.4 Gbps            | 72 <sup>(5)</sup> | 72 <sup>(5)</sup> |  |  |  |
|                              | 25.8 Gbps            | 6                 | 6                 |  |  |  |
| GPIO <sup>(6)</sup>          |                      | 624               | 624               |  |  |  |
| LVDS Pair <sup>(7)</sup>     |                      | 312               | 312               |  |  |  |
| PCIe Hard IP Block           |                      | 4                 | 4                 |  |  |  |
| Hard Memory Controller       |                      | 16                | 16                |  |  |  |

#### **Related Information**

Intel Arria 10 GT Channel Usage

Configuring GT/GX channels in Intel Arria 10 GT devices.

### **Package Plan**

### Table 11. Package Plan for Intel Arria 10 GT Devices

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | SF45<br>(45 mm × 45 mm, 1932-pin FBGA) |          |      |  |  |  |
|--------------|--|----------|------|--|--|--|
|              | 3 V I/O                                | LVDS I/O | XCVR |  |  |  |
| GT 900       | _                                      | 624      | 72   |  |  |  |
| GT 1150      | _                                      | 624      | 72   |  |  |  |

<sup>(5)</sup> If all 6 GT channels are in use, 12 of the GX channels are not usable.

<sup>(6)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(7)</sup> Each LVDS I/O pair can be used as differential input or output.



#### **Maximum Resources**

Table 12. Maximum Resource Counts for Intel Arria 10 SX Devices

| Resource                          |                         | Product Line |         |         |         |         |         |           |  |  |
|-----------------------------------|-------------------------|--------------|---------|---------|---------|---------|---------|-----------|--|--|
|                                   |                         | SX 160       | SX 220  | SX 270  | SX 320  | SX 480  | SX 570  | SX 660    |  |  |
| Logic Elements                    | s (LE) (K)              | 160          | 220     | 270     | 320     | 480     | 570     | 660       |  |  |
| ALM                               |                         | 61,510       | 80,330  | 101,620 | 119,900 | 183,590 | 217,080 | 251,680   |  |  |
| Register                          |                         | 246,040      | 321,320 | 406,480 | 479,600 | 734,360 | 868,320 | 1,006,720 |  |  |
| Memory (Kb)                       | M20K                    | 8,800        | 11,740  | 15,000  | 17,820  | 28,620  | 36,000  | 42,620    |  |  |
|                                   | MLAB                    | 1,050        | 1,690   | 2,452   | 2,727   | 4,164   | 5,096   | 5,788     |  |  |
| Variable-precis                   | sion DSP Block          | 156          | 192     | 830     | 985     | 1,368   | 1,523   | 1,687     |  |  |
| 18 x 19 Multip                    | lier                    | 312          | 384     | 1,660   | 1,970   | 2,736   | 3,046   | 3,374     |  |  |
| PLL                               | Fractional<br>Synthesis | 6            | 6       | 8       | 8       | 12      | 16      | 16        |  |  |
|                                   | I/O                     | 6            | 6       | 8       | 8       | 12      | 16      | 16        |  |  |
| 17.4 Gbps Tra                     | nsceiver                | 12           | 12      | 24      | 24      | 36      | 48      | 48        |  |  |
| GPIO (8)                          |                         | 288          | 288     | 384     | 384     | 492     | 696     | 696       |  |  |
| LVDS Pair (9)                     |                         | 120          | 120     | 168     | 168     | 174     | 324     | 324       |  |  |
| PCIe Hard IP Block                |                         | 1            | 1       | 2       | 2       | 2       | 2       | 2         |  |  |
| Hard Memory                       | Controller              | 6            | 6       | 8       | 8       | 12      | 16      | 16        |  |  |
| ARM Cortex-A9 MPCore<br>Processor |                         | Yes          | Yes     | Yes     | Yes     | Yes     | Yes     | Yes       |  |  |

### **Package Plan**

Table 13. Package Plan for Intel Arria 10 SX Devices (U19, F27, F29, and F34)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | U19<br>(19 mm × 19 mm,<br>484-pin UBGA) |             | F27<br>(27 mm × 27 mm,<br>672-pin FBGA) |            | F29<br>(29 mm × 29 mm,<br>780-pin FBGA) |      |            | F34<br>(35 mm × 35 mm,<br>1152-pin FBGA) |      |            |             |      |
|--------------|---|-------------|---|------------|---|------|------------|--|------|------------|-------------|------|
|              | 3 V<br>I/O                              | LVDS<br>I/O | XCVR                                    | 3 V<br>I/O | LVDS<br>I/O                             | XCVR | 3 V<br>I/O | LVDS<br>I/O                              | XCVR | 3 V<br>I/O | LVDS<br>I/O | XCVR |
| SX 160       | 48                                      | 144         | 6                                       | 48         | 192                                     | 12   | 48         | 240                                      | 12   | _          | _           | _    |
| SX 220       | 48                                      | 144         | 6                                       | 48         | 192                                     | 12   | 48         | 240                                      | 12   | _          | _           | _    |
| SX 270       | _                                       | _           | _                                       | 48         | 192                                     | 12   | 48         | 312                                      | 12   | 48         | 336         | 24   |
| SX 320       | _                                       | _           | _                                       | 48         | 192                                     | 12   | 48         | 312                                      | 12   | 48         | 336         | 24   |
|              | continued                               |             |   |            |   |      |            |  |      |            |             |      |

 $<sup>^{(8)}</sup>$  The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(9)</sup> Each LVDS I/O pair can be used as differential input or output.



### I/O Vertical Migration for Intel Arria 10 Devices

### Figure 4. Migration Capability Across Intel Arria 10 Product Lines

- The arrows indicate the migration paths. The devices included in each vertical migration path are shaded. Devices with fewer resources in the same path have lighter shades.
- To achieve the full I/O migration across product lines in the same migration path, restrict I/Os and transceivers usage to match the product line with the lowest I/O and transceiver counts.
- An LVDS I/O bank in the source device may be mapped to a 3 V I/O bank in the target device. To use
  memory interface clock frequency higher than 533 MHz, assign external memory interface pins only to
  banks that are LVDS I/O in both devices.
- There may be nominal 0.15 mm package height difference between some product lines in the same package type.
- Some migration paths are not shown in the Intel Quartus Prime software Pin Migration View.

| Variant             | Product |          |          |          |          |          | Package  | e        |      |      |          |          |
|---------------------|---------|----------|----------|----------|----------|----------|----------|----------|------|------|----------|----------|
| Variant             | Line    | U19      | F27      | F29      | F34      | F35      | KF40     | NF40     | RF40 | NF45 | SF45     | UF45     |
|                     | GX 160  | <b>1</b> | <b>1</b> | <b>1</b> |          |          |          |          |      |      |          |          |
|                     | GX 220  | <b>+</b> |          |          |          |          |          |          |      |      |          |          |
|                     | GX 270  |          |          |          | 1        | <b>1</b> |          |          |      |      |          |          |
|                     | GX 320  |          | <b>V</b> |          |          |          |          |          |      |      |          |          |
| Intel® Arria® 10 GX | GX 480  |          |          | <b>V</b> |          |          |          |          |      |      |          |          |
|                     | GX 570  |          |          |          |          |          | <b>1</b> | 1        |      |      |          |          |
|                     | GX 660  |          |          |          |          | <b>V</b> | <b>\</b> |          |      |      |          |          |
|                     | GX 900  |          |          |          |          |          |          |          | 1    | 1    | <b></b>  | 1        |
|                     | GX 1150 |          |          |          | <b>V</b> |          |          | <b>+</b> | +    | +    |          | <b>+</b> |
| Intel Arria 10 GT   | GT 900  |          |          |          |          |          |          |          |      |      |          |          |
| intel Afria 10 G1   | GT 1150 |          |          |          |          |          |          |          |      |      | <b>V</b> |          |
|                     | SX 160  | 1        | 1        | 1        |          |          |          |          |      |      |          |          |
|                     | SX 220  | +        |          |          |          |          |          |          |      |      |          |          |
|                     | SX 270  |          |          |          | 1        | <b>†</b> |          |          |      |      |          |          |
| Intel Arria 10 SX   | SX 320  |          | <b>V</b> |          |          |          |          |          |      |      |          |          |
|                     | SX 480  |          |          | <b>V</b> |          |          |          |          |      |      |          |          |
|                     | SX 570  |          |          |          |          |          | <b>†</b> | <b>†</b> |      |      |          |          |
|                     | SX 660  |          |          |          | <b>*</b> |          |          |          |      |      |          |          |

Note:

To verify the pin migration compatibility, use the **Pin Migration View** window in the Intel Quartus Prime software Pin Planner.

### **Adaptive Logic Module**


Intel Arria 10 devices use a 20 nm ALM as the basic building block of the logic fabric.

The ALM architecture is the same as the previous generation FPGAs, allowing for efficient implementation of logic functions and easy conversion of IP between the device generations.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than the traditional two-register per LUT architecture.



Figure 5. ALM for Intel Arria 10 Devices



The Intel Quartus Prime software optimizes your design according to the ALM logic structure and automatically maps legacy designs into the Intel Arria 10 ALM architecture.

### **Variable-Precision DSP Block**

The Intel Arria 10 variable precision DSP blocks support fixed-point arithmetic and floating-point arithmetic.

Features for fixed-point arithmetic:

- · High-performance, power-optimized, and fully registered multiplication operations
- 18-bit and 27-bit word lengths
- Two 18 x 19 multipliers or one 27 x 27 multiplier per DSP block
- Built-in addition, subtraction, and 64-bit double accumulation register to combine multiplication results
- Cascading 19-bit or 27-bit when pre-adder is disabled and cascading 18-bit when pre-adder is used to form the tap-delay line for filtering applications
- Cascading 64-bit output bus to propagate output results from one block to the next block without external logic support
- Hard pre-adder supported in 19-bit and 27-bit modes for symmetric filters
- Internal coefficient register bank in both 18-bit and 27-bit modes for filter implementation
- 18-bit and 27-bit systolic finite impulse response (FIR) filters with distributed output adder
- Biased rounding support

#### A10-OVERVIEW | 2018.04.09



The fractional synthesis PLLs support the following features:

- Reference clock frequency synthesis for transceiver CMU and Advanced Transmit (ATX) PLLs
- Clock network delay compensation
- Zero-delay buffering
- Direct transmit clocking for transceivers
- Independently configurable into two modes:
  - Conventional integer mode equivalent to the general purpose PLL
  - Enhanced fractional mode with third order delta-sigma modulation
- PLL cascading

### I/O PLLs

The integer mode I/O PLLs are located in each bank of 48 I/Os. You can use the I/O PLLs to simplify the design of external memory and high-speed LVDS interfaces.

In each I/O bank, the I/O PLLs are adjacent to the hard memory controllers and LVDS SERDES. Because these PLLs are tightly coupled with the I/Os that need to use them, it makes it easier to close timing.

You can use the I/O PLLs for general purpose applications in the core such as clock network delay compensation and zero-delay buffering.

Intel Arria 10 devices support PLL-to-PLL cascading.

### FPGA General Purpose I/O

Intel Arria 10 devices offer highly configurable GPIOs. Each I/O bank contains 48 general purpose I/Os and a high-efficiency hard memory controller.

The following list describes the features of the GPIOs:

- Consist of 3 V I/Os for high-voltage application and LVDS I/Os for differential signaling
  - $-\$  Up to two 3 V I/O banks, available in some devices, that support up to 3 V I/O standards
  - LVDS I/O banks that support up to 1.8 V I/O standards
- Support a wide range of single-ended and differential I/O interfaces
- LVDS speeds up to 1.6 Gbps
- Each LVDS pair of pins has differential input and output buffers, allowing you to configure the LVDS direction for each pair.
- Programmable bus hold and weak pull-up
- Programmable differential output voltage (V<sub>OD</sub>) and programmable pre-emphasis



- Series (R<sub>S</sub>) and parallel (R<sub>T</sub>) on-chip termination (OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture

### **External Memory Interface**

Intel Arria 10 devices offer massive external memory bandwidth, with up to seven 32-bit DDR4 memory interfaces running at up to 2,400 Mbps. This bandwidth provides additional ease of design, lower power, and resource efficiencies of hardened high-performance memory controllers.

The memory interface within Intel Arria 10 FPGAs and SoCs delivers the highest performance and ease of use. You can configure up to a maximum width of 144 bits when using the hard or soft memory controllers. If required, you can bypass the hard memory controller and use a soft controller implemented in the user logic.

Each I/O contains a hardened DDR read/write path (PHY) capable of performing key memory interface functionality such as read/write leveling, FIFO buffering to lower latency and improve margin, timing calibration, and on-chip termination.

The timing calibration is aided by the inclusion of hard microcontrollers based on Intel's Nios® II technology, specifically tailored to control the calibration of multiple memory interfaces. This calibration allows the Intel Arria 10 device to compensate for any changes in process, voltage, or temperature either within the Intel Arria 10 device itself, or within the external memory device. The advanced calibration algorithms ensure maximum bandwidth and robust timing margin across all operating conditions.

In addition to parallel memory interfaces, Intel Arria 10 devices support serial memory technologies such as the Hybrid Memory Cube (HMC). The HMC is supported by the Intel Arria 10 high-speed serial transceivers which connect up to four HMC links, with each link running at data rates up to 15 Gbps.

#### **Related Information**

### External Memory Interface Spec Estimator

Provides a parametric tool that allows you to find and compare the performance of the supported external memory interfaces in IntelFPGAs.

### **Memory Standards Supported by Intel Arria 10 Devices**

The I/Os are designed to provide high performance support for existing and emerging external memory standards.



#### Table 20. Memory Standards Supported by the Hard Memory Controller

This table lists the overall capability of the hard memory controller. For specific details, refer to the External Memory Interface Spec Estimator and Intel Arria 10 Device Datasheet.

| Memory Standard | Rate Support | Ping Pong PHY Support | Maximum Frequency (MHz) |
|-----------------|--------------|-----------------------|-------------------------|
| DDR4 SDRAM      | Quarter rate | Yes                   | 1,067                   |
|                 |              | _                     | 1,200                   |
| DDR3 SDRAM      | Half rate    | Yes                   | 533                     |
|                 |              | _                     | 667                     |
|                 | Quarter rate | Yes                   | 1,067                   |
|                 |              | _                     | 1,067                   |
| DDR3L SDRAM     | Half rate    | Yes                   | 533                     |
|                 |              | _                     | 667                     |
|                 | Quarter rate | Yes                   | 933                     |
|                 |              | _                     | 933                     |
| LPDDR3 SDRAM    | Half rate    | _                     | 533                     |
|                 | Quarter rate | _                     | 800                     |

### **Table 21.** Memory Standards Supported by the Soft Memory Controller

| Memory Standard             | Rate Support | Maximum Frequency<br>(MHz) |
|-----------------------------|--------------|----------------------------|
| RLDRAM 3 (11)               | Quarter rate | 1,200                      |
| QDR IV SRAM <sup>(11)</sup> | Quarter rate | 1,067                      |
| QDR II SRAM                 | Full rate    | 333                        |
|                             | Half rate    | 633                        |
| QDR II+ SRAM                | Full rate    | 333                        |
|                             | Half rate    | 633                        |
| QDR II+ Xtreme SRAM         | Full rate    | 333                        |
|                             | Half rate    | 633                        |

### Table 22. Memory Standards Supported by the HPS Hard Memory Controller

The hard processor system (HPS) is available in Intel Arria 10 SoC devices only.

| Memory Standard | Rate Support | Maximum Frequency<br>(MHz) |
|-----------------|--------------|----------------------------|
| DDR4 SDRAM      | Half rate    | 1,200                      |
| DDR3 SDRAM      | Half rate    | 1,067                      |
| DDR3L SDRAM     | Half rate    | 933                        |

<sup>(11)</sup> Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



Figure 7. Device Chip Overview for Intel Arria 10 GX and GT Devices





Figure 8. Device Chip Overview for Intel Arria 10 SX Devices



### **PMA Features**

Intel Arria 10 transceivers provide exceptional signal integrity at data rates up to 25.8 Gbps. Clocking options include ultra-low jitter ATX PLLs (LC tank based), clock multiplier unit (CMU) PLLs, and fractional PLLs.



Each transceiver channel contains a channel PLL that can be used as the CMU PLL or clock data recovery (CDR) PLL. In CDR mode, the channel PLL recovers the receiver clock and data in the transceiver channel. Up to 80 independent data rates can be configured on a single Intel Arria 10 device.

Table 23. PMA Features of the Transceivers in Intel Arria 10 Devices

| Feature  | Capability   |  |
|--|--|--|
| Chip-to-Chip Data Rates                                    | 1 Gbps to 17.4 Gbps (Intel Arria 10 GX devices) 1 Gbps to 25.8 Gbps (Intel Arria 10 GT devices)  |  |
| Backplane Support  | Drive backplanes at data rates up to 12.5 Gbps   |  |
| Optical Module Support                                     | SFP+/SFP, XFP, CXP, QSFP/QSFP28, CFP/CFP2/CFP4   |  |
| Cable Driving Support                                      | SFP+ Direct Attach, PCI Express over cable, eSATA  |  |
| Transmit Pre-Emphasis                                      | 4-tap transmit pre-emphasis and de-emphasis to compensate for system channel loss  |  |
| Continuous Time Linear<br>Equalizer (CTLE)                 | Dual mode, high-gain, and high-data rate, linear receive equalization to compensate for system channel loss  |  |
| Decision Feedback Equalizer (DFE)                          | 7-fixed and 4-floating tap DFE to equalize backplane channel loss in the presence of crosstalk and noisy environments  |  |
| Variable Gain Amplifier                                    | Optimizes the signal amplitude prior to the CDR sampling and operates in fixed and adaptive modes  |  |
| Altera Digital Adaptive<br>Parametric Tuning (ADAPT)       | Fully digital adaptation engine to automatically adjust all link equalization parameters—including CTLE, DFE, and variable gain amplifier blocks—that provide optimal link margin without intervention from user logic |  |
| Precision Signal Integrity<br>Calibration Engine (PreSICE) | Hardened calibration controller to quickly calibrate all transceiver control parameters on power-up, which provides the optimal signal integrity and jitter performance  |  |
| Advanced Transmit (ATX)<br>PLL                             | Low jitter ATX (LC tank based) PLLs with continuous tuning range to cover a wide range of standard and proprietary protocols   |  |
| Fractional PLLs  | On-chip fractional frequency synthesizers to replace on-board crystal oscillators and reduce system cost   |  |
| Digitally Assisted Analog<br>CDR                           | Superior jitter tolerance with fast lock time  |  |
| Dynamic Partial<br>Reconfiguration                         | Allows independent control of the Avalon memory-mapped interface of each transceiver channel for the highest transceiver flexibility   |  |
| Multiple PCS-PMA and PCS-<br>PLD interface widths          | 8-, 10-, 16-, 20-, 32-, 40-, or 64-bit interface widths for flexibility of deserialization width, encoding, and reduced latency  |  |

### **PCS Features**

This table summarizes the Intel Arria 10 transceiver PCS features. You can use the transceiver PCS to support a wide range of protocols ranging from 1 Gbps to 25.8 Gbps.



| Protocol             | Data Rate<br>(Gbps)           | Transceiver IP | PCS Support  |
|----------------------|-------------------------------|----------------|--------------|
| CPRI 6.0 (64B/66B)   | 0.6144 to<br>10.1376          | Native PHY     | Enhanced PCS |
| CPRI 4.2 (8B/10B)    | 0.6144 to<br>9.8304           | Native PHY     | Standard PCS |
| OBSAI RP3 v4.2       | 0.6144 to 6.144               | Native PHY     | Standard PCS |
| SD-SDI/HD-SDI/3G-SDI | 0.143 <sup>(12)</sup> to 2.97 | Native PHY     | Standard PCS |

#### **Related Information**

### Intel Arria 10 Transceiver PHY User Guide

Provides more information about the supported transceiver protocols and PHY IP, the PMA architecture, and the standard, enhanced, and PCIe Gen3 PCS architecture.

### **SoC with Hard Processor System**

Each SoC device combines an FPGA fabric and a hard processor system (HPS) in a single device. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP in these ways:


- Reduces board space, system power, and bill of materials cost by eliminating a discrete embedded processor
- Allows you to differentiate the end product in both hardware and software, and to support virtually any interface standard
- Extends the product life and revenue through in-field hardware and software updates

<sup>(12)</sup> The 0.143 Gbps data rate is supported using oversampling of user logic that you must implement in the FPGA fabric.



Figure 9. HPS Block Diagram

This figure shows a block diagram of the HPS with the dual ARM Cortex-A9 MPCore processor.



## **Key Advantages of 20-nm HPS**

The 20-nm HPS strikes a balance between enabling maximum software compatibility with 28-nm SoCs while still improving upon the 28-nm HPS architecture. These improvements address the requirements of the next generation target markets such as wireless and wireline communications, compute and storage equipment, broadcast and military in terms of performance, memory bandwidth, connectivity via backplane and security.



#### Features of the HPS

The HPS has the following features:

- 1.2-GHz, dual-core ARM Cortex-A9 MPCore processor with up to 1.5-GHz via overdrive
  - ARMv7-A architecture that runs 32-bit ARM instructions, 16-bit and 32-bit
     Thumb instructions, and 8-bit Java byte codes in Jazelle style
  - Superscalar, variable length, out-of-order pipeline with dynamic branch prediction
  - Instruction Efficiency 2.5 MIPS/MHz, which provides total performance of 7500 MIPS at 1.5 GHz
- Each processor core includes:
  - 32 KB of L1 instruction cache, 32 KB of L1 data cache
  - Single- and double-precision floating-point unit and NEON media engine
  - CoreSight debug and trace technology
  - Snoop Control Unit (SCU) and Acceleration Coherency Port (ACP)
- 512 KB of shared L2 cache
- 256 KB of scratch RAM
- Hard memory controller with support for DDR3, DDR4 and optional error correction code (ECC) support
- Multiport Front End (MPFE) Scheduler interface to the hard memory controller
- 8-channel direct memory access (DMA) controller
- QSPI flash controller with SIO, DIO, QIO SPI Flash support
- NAND flash controller (ONFI 1.0 or later) with DMA and ECC support, updated to support 8 and 16-bit Flash devices and new command DMA to offload CPU for fast power down recovery
- Updated SD/SDIO/MMC controller to eMMC 4.5 with DMA with CE-ATA digital command support
- 3 10/100/1000 Ethernet media access control (MAC) with DMA
- 2 USB On-the-Go (OTG) controllers with DMA
- 5 I<sup>2</sup>C controllers (3 can be used by EMAC for MIO to external PHY)
- 2 UART 16550 Compatible controllers
- 4 serial peripheral interfaces (SPI) (2 Master, 2 Slaves)
- 62 programmable general-purpose I/Os, which includes 48 direct share I/Os that allows the HPS peripherals to connect directly to the FPGA I/Os
- 7 general-purpose timers
- 4 watchdog timers
- Anti-tamper, Secure Boot, Encryption (AES) and Authentication (SHA)



| Scheme   | Data<br>Width              | Max Clock<br>Rate<br>(MHz) | Max Data<br>Rate<br>(Mbps) | Decompression | Design<br>Security <sup>(1</sup><br>4) | Partial<br>Reconfiguration<br>(15) | Remote<br>System<br>Update |
|--|----------------------------|----------------------------|----------------------------|---------------|--|------------------------------------|----------------------------|
| Fast passive                                   | 8 bits                     | 100                        | 3200                       | Yes           | Yes                                    | Yes <sup>(17)</sup>                | PFL IP                     |
| external                                       | 16 bits                    |                            |                            | Yes           | Yes                                    |                                    | core                       |
|  | 32 bits                    |                            |                            | Yes           | Yes                                    |                                    |                            |
| Configuration via                              | 16 bits                    | 100                        | 3200                       | Yes           | Yes                                    | Yes <sup>(17)</sup>                | _                          |
| HPS  | 32 bits                    |                            |                            | Yes           | Yes                                    |                                    |                            |
| Configuration via<br>Protocol [CvP<br>(PCIe*)] | x1, x2,<br>x4, x8<br>lanes | _                          | 8000                       | Yes           | Yes                                    | Yes <sup>(16)</sup>                | _                          |

You can configure Intel Arria 10 devices through PCIe using Configuration via Protocol (CvP). The Intel Arria 10 CvP implementation conforms to the PCIe 100 ms power-up-to-active time requirement.

### **SEU Error Detection and Correction**

Intel Arria 10 devices offer robust and easy-to-use single-event upset (SEU) error detection and correction circuitry.

The detection and correction circuitry includes protection for Configuration RAM (CRAM) programming bits and user memories. The CRAM is protected by a continuously running CRC error detection circuit with integrated ECC that automatically corrects one or two errors and detects higher order multi-bit errors. When more than two errors occur, correction is available through reloading of the core programming file, providing a complete design refresh while the FPGA continues to operate.

The physical layout of the Intel Arria 10 CRAM array is optimized to make the majority of multi-bit upsets appear as independent single-bit or double-bit errors which are automatically corrected by the integrated CRAM ECC circuitry. In addition to the CRAM protection, the M20K memory blocks also include integrated ECC circuitry and are layout-optimized for error detection and correction. The MLAB does not have ECC.

### **Power Management**

Intel Arria 10 devices leverage the advanced 20 nm process technology, a low 0.9 V core power supply, an enhanced core architecture, and several optional power reduction techniques to reduce total power consumption by as much as 40% compared to Arria V devices and as much as 60% compared to Stratix V devices.

<sup>(13)</sup> Enabling either compression or design security features affects the maximum data rate. Refer to the Intel Arria 10 Device Datasheet for more information.

<sup>(14)</sup> Encryption and compression cannot be used simultaneously.

<sup>(15)</sup> Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Intel for support.

<sup>(17)</sup> Supported at a maximum clock rate of 100 MHz.

### A10-OVERVIEW | 2018.04.09



| September 2017  July 2017  July 2017  May 2017 | 2017.09.20 2017.07.13 | <ul> <li>Removed package code 40, low static power, SmartVID, industrial, and military operating temperature support from Sample Ordering Core and Available Options for Intel Arria 10 GT Devices figure.</li> <li>Updated short reach transceiver rate for Intel Arria 10 GT devices to 25.8 Gbps.</li> <li>Removed On-Die Instrumentation — EyeQ and Jitter Margin Tool support from PMA Features of the Transceivers in Intel Arria 10 Devices table.</li> <li>Updated the maximum speed of the DDR4 external memory interface from 1,333 MHz/2,666 Mbps to 1,200 MHz/2,400 Mbps.</li> </ul>   |
|--|-----------------------|--|
| July 2017 July 2017                            |                       | 1,333 MHz/2,666 Mbps to 1,200 MHz/2,400 Mbps.  |
| July 2017                                      | 2017.07.13            |  |
| •  | 1                     | Corrected the automotive temperature range in the figure showing the available options for the Intel Arria 10 GX devices from "-40°C to 100°C" to "-40°C to 125°C".  |
| May 2017                                       | 2017.07.06            | Added automotive temperature option to Intel Arria 10 GX device family.  |
|  | 2017.05.08            | <ul> <li>Corrected protocol names with "1588" to "IEEE 1588v2".</li> <li>Updated the vertical migration table to remove vertical migration between Intel Arria 10 GX and Intel Arria 10 SX device variants.</li> <li>Removed all "Preliminary" marks.</li> </ul>   |
| March 2017                                     | 2017.03.15            | <ul> <li>Removed the topic about migration from Intel Arria 10 to Intel Stratix<br/>10 devices.</li> <li>Rebranded as Intel.</li> </ul>  |
| October 2016                                   | 2016.10.31            | <ul> <li>Removed package F36 from Intel Arria 10 GX devices.</li> <li>Updated Intel Arria 10 GT sample ordering code and maximum GX transceiver count. Intel Arria 10 GT devices are available only in the SF45 package option with a maximum of 72 transceivers.</li> </ul>   |
| May 2016                                       | 2016.05.02            | <ul> <li>Updated the FPGA Configuration and HPS Booting topic.</li> <li>Remove V<sub>CC</sub> PowerManager from the Summary of Features, Power Management and Arria 10 Device Variants and packages topics. This feature is no longer supported in Arria 10 devices.</li> <li>Removed LPDDR3 from the Memory Standards Supported by the HPS Hard Memory Controller table in the Memory Standards Supported by Intel Arria 10 Devices topic. This standard is only supported by the FPGA.</li> <li>Removed transceiver speed grade 5 from the Device Variants and Packages topic for Arria 10 GX and SX devices.</li> </ul>   |
| February 2016                                  | 2016.02.11            | <ul> <li>Changed the maximum Arria 10 GT datarate to 25.8 Gbps and the minimum datarate to 1 Gbps globally.</li> <li>Revised the state for Core clock networks in the Summary of Features topic.</li> <li>Changed the transceiver parameters in the "Summary of Features for Arria 10 Devices" table.</li> <li>Changed the transceiver parameters in the "Maximum Resource Counts for Arria 10 GT Devices" table.</li> <li>Changed the package availability for GT devices in the "Package Plan for Arria 10 GT Devices" table.</li> <li>Changed the package configurations for GT devices in the "Migration Capability Across Arria 10 Product Lines" figure.</li> <li>Changed transceiver parameters in the "Low Power Serial Transceivers" section.</li> <li>Changed the transceiver descriptions in the "Device Variants for the Arria 10 Device Family" table.</li> <li>Changed the "Sample Ordering Code and Available Options for Arria 10 GT Devices" figure.</li> <li>Changed the datarates for GT devices in the "PMA Features" section.</li> <li>Changed the datarates for GT devices in the "PCS Features" section.</li> </ul> |



| Date           | Version    | Changes   |
|----------------|------------|---|
| December 2015  | 2015.12.14 | Updated the number of M20K memory blocks for Arria 10 GX 660 from 2133 to 2131 and corrected the total RAM bit from 48,448 Kb to 48,408 Kb.   |
|                |            | Corrected the number of DSP blocks for Arria 10 GX 660 from 1688 to 1687 in the table listing floating-point arithmetic resources.  |
| November 2015  | 2015.11.02 | • Updated the maximum resources for Arria 10 GX 220, GX 320, GX 480, GX 660, SX 220, SX 320, SX 480, and SX 660.  |
|                |            | Updated resource count for Arria 10 GX 320, GX 480, GX 660, SX 320, SX 480, a SX 660 devices in <b>Number of Multipliers in Intel Arria 10 Devices</b> table.   |
|                |            | <ul> <li>Updated the available options for Arria 10 GX, GT, and SX.</li> <li>Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li> </ul>   |
| June 2015      | 2015.06.15 | Corrected label for Intel Arria 10 GT product lines in the vertical migration figure.   |
| May 2015       | 2015.05.15 | Corrected the DDR3 half rate and quarter rate maximum frequencies in the table that lists the memory standards supported by the Intel Arria 10 hard memory controller.  |
| May 2015       | 2015.05.04 | Added support for 13.5G JESD204b in the Summary of Features table.  |
|                |            | Added a link to Arria 10 GT Channel Usage in the Arria 10 GT Package     Plan topic.  |
|                |            | Added a note to the table, Maximum Resource Counts for Arria 10 GT devices.   |
|                |            | Updated the power requirements of the transceivers in the Low Power Serial Transceivers topic.  |
| January 2015   | 2015.01.23 | Added floating point arithmetic features in the Summary of Features table.  |
|                |            | Updated the total embedded memory from 38.38 megabits (Mb) to 65.6 Mb.  |
|                |            | Updated the table that lists the memory standards supported by Intel<br>Arria 10 devices.   |
|                |            | <ul> <li>Removed support for DDR3U, LPDDR3 SDRAM, RLDRAM 2, and DDR2.</li> <li>Moved RLDRAM 3 support from hard memory controller to soft memory controller. RLDRAM 3 support uses hard PHY with soft memory controller.</li> </ul> |
|                |            | Added soft memory controller support for QDR IV.  |
|                |            | Updated the maximum resource count table to include the number of<br>hard memory controllers available in each device variant.  |
|                |            | Updated the transceiver PCS data rate from 12.5 Gbps to 12 Gbps.  |
|                |            | Updated the max clock rate of PS, FPP x8, FPP x16, and Configuration via HPS from 125 MHz to 100 MHz.   |
|                |            | Added a feature for fractional synthesis PLLs: PLL cascading.   |
|                |            | Updated the HPS programmable general-purpose I/Os from 54 to 62.  |
| September 2014 | 2014.09.30 | Corrected the 3 V I/O and LVDS I/O counts for F35 and F36 packages of Arria 10 GX.  |
|                |            | Corrected the 3 V I/O, LVDS I/O, and transceiver counts for the NF40 package of the Arria GX 570 and 660.   |
|                |            | Removed 3 V I/O, LVDS I/O, and transceiver counts for the NF40 package of the Arria GX 900 and 1150. The NF40 package is not available for Arria 10 GX 900 and 1150.  |
|                |            | continued   |

### Intel® Arria® 10 Device Overview

### A10-OVERVIEW | 2018.04.09



| Date          | Version    | Changes   |
|---------------|------------|---|
| August 2014   | 2014.08.18 | Updated Memory (Kb) M20K maximum resources for Arria 10 GX 660 devices from 42,660 to 42,620.   |
|               |            | Added GPIO columns consisting of LVDS I/O Bank and 3V I/O Bank in<br>the Package Plan table.  |
|               |            | Added how to use memory interface clock frequency higher than 533 MHz in the I/O vertical migration.  |
|               |            | Added information to clarify that RLDRAM3 support uses hard PHY with soft memory controller.  |
|               |            | Added variable precision DSP blocks support for floating-point arithmetic.  |
| June 2014     | 2014.06.19 | Updated number of dedicated I/Os in the HPS block to 17.  |
| February 2014 | 2014.02.21 | Updated transceiver speed grade options for GT devices in Figure 2.   |
| February 2014 | 2014.02.06 | Updated data rate for Arria 10 GT devices from 28.1 Gbps to 28.3 Gbps.  |
| December 2013 | 2013.12.10 | Updated the HPS memory standards support from LPDDR2 to LPDDR3.     Updated HPS block diagram to include dedicated HPS I/O and FPGA Configuration blocks as well as repositioned SD/SDIO/MMC, DMA, SPI and NAND Flash with ECC blocks . |
| December 2013 | 2013.12.02 | Initial release.  |