# E·XFL

## Intel - 10AS066H2F34I2LG Datasheet



Welcome to E-XFL.COM

#### Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

#### What are **Embedded - System On Chip (SoC)**?

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

#### Details

| Product Status          | Active   |
|-------------------------|--|
| Architecture            | MCU, FPGA  |
| Core Processor          | Dual ARM® Cortex®-A9 MPCore <sup>™</sup> with CoreSight <sup>™</sup>       |
| Flash Size              | -  |
| RAM Size                | 256КВ  |
| Peripherals             | DMA, POR, WDT  |
| Connectivity            | EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG |
| Speed                   | 1.5GHz   |
| Primary Attributes      | FPGA - 660K Logic Elements   |
| Operating Temperature   | -40°C ~ 100°C (TJ)   |
| Package / Case          | 1152-BBGA, FCBGA   |
| Supplier Device Package | 1152-FBGA, FC (35x35)  |
| Purchase URL            | https://www.e-xfl.com/product-detail/intel/10as066h2f34i2lg                |
|                         |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





# Contents

|  | _              |
|--|----------------|
| Intel <sup>®</sup> Arria <sup>®</sup> 10 Device Overview |                |
| Key Advantages of Intel Arria 10 Devices                 |                |
| Summary of Intel Arria 10 Features                       |                |
| Intel Arria 10 Device Variants and Packages              |                |
| Intel Arria 10 GX  | 7              |
|  |                |
|  |                |
| I/O Vertical Migration for Intel Arria 10 Devices        |                |
| Adaptive Logic Module                                    |                |
| Variable-Precision DSP Block                             |                |
| Embedded Memory Blocks                                   |                |
|  |                |
| Embedded Memory Capacity in Intel Arria 1                | 0 Devices      |
| Embedded Memory Configurations for Single                | e-port Mode 22 |
| Clock Networks and PLL Clock Sources                     |                |
| Clock Networks   |                |
|  |                |
| FPGA General Purpose I/O                                 |                |
| External Memory Interface                                |                |
|  | 10 Devices 24  |
| PCIe Gen1, Gen2, and Gen3 Hard IP                        |                |
| Enhanced PCS Hard IP for Interlaken and 10 Gbps          | Ethernet26     |
| Interlaken Support                                       |                |
| 10 Gbps Ethernet Support                                 |                |
| Low Power Serial Transceivers                            | 27             |
| Transceiver Channels                                     |                |
| PMA Features   |                |
| PCS Features   |                |
| SoC with Hard Processor System                           |                |
| Key Advantages of 20-nm HPS                              |                |
| Features of the HPS                                      |                |
| FPGA Configuration and HPS Booting                       |                |
| Hardware and Software Development                        |                |
| Dynamic and Partial Reconfiguration                      |                |
| Dynamic Reconfiguration                                  |                |
| Partial Reconfiguration                                  |                |
| Enhanced Configuration and Configuration via Prot        | ocol           |
| SEU Error Detection and Correction                       |                |
| Power Management   |                |
| Incremental Compilation                                  |                |
| Document Revision History for Intel Arria 10 Devic       | e Overview40   |



# Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview

The Intel<sup>®</sup> Arria<sup>®</sup> 10 device family consists of high-performance and power-efficient 20 nm mid-range FPGAs and SoCs.

Intel Arria 10 device family delivers:

- Higher performance than the previous generation of mid-range and high-end FPGAs.
- Power efficiency attained through a comprehensive set of power-saving technologies.

The Intel Arria 10 devices are ideal for high performance, power-sensitive, midrange applications in diverse markets.

| Market                | Applications  |
|-----------------------|---|
| Wireless              | <ul><li>Channel and switch cards in remote radio heads</li><li>Mobile backhaul</li></ul>  |
| Wireline              | <ul> <li>40G/100G muxponders and transponders</li> <li>100G line cards</li> <li>Bridging</li> <li>Aggregation</li> </ul>            |
| Broadcast             | <ul> <li>Studio switches</li> <li>Servers and transport</li> <li>Videoconferencing</li> <li>Professional audio and video</li> </ul> |
| Computing and Storage | <ul><li>Flash cache</li><li>Cloud computing servers</li><li>Server acceleration</li></ul>   |
| Medical               | <ul><li>Diagnostic scanners</li><li>Diagnostic imaging</li></ul>  |
| Military              | <ul> <li>Missile guidance and control</li> <li>Radar</li> <li>Electronic warfare</li> <li>Secure communications</li> </ul>          |

#### Table 1. Sample Markets and Ideal Applications for Intel Arria 10 Devices

#### **Related Information**

Intel Arria 10 Device Handbook: Known Issues Lists the planned updates to the *Intel Arria 10 Device Handbook* chapters.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





| Feature                              |   | Description  |
|--------------------------------------|---|--|
| Embedded Hard IP<br>blocks           | Variable-precision DSP  | <ul> <li>Native support for signal processing precision levels from 18 x 19 to 54 x 54</li> <li>Native support for 27 x 27 multiplier mode</li> <li>64-bit accumulator and cascade for systolic finite impulse responses (FIRs)</li> <li>Internal coefficient memory banks</li> <li>Preadder/subtractor for improved efficiency</li> <li>Additional pipeline register to increase performance and reduce power</li> <li>Supports floating point arithmetic:         <ul> <li>Perform multiplication, addition, subtraction, multiply-add, multiply-subtract, and complex multiplication.</li> <li>Supports multiplication with accumulation capability, cascade summation, and cascade subtraction capability.</li> <li>Dynamic accumulator reset control.</li> <li>Support direct vector dot and complex multiplication chaining multiply floating point DSP blocks.</li> </ul> </li> </ul> |
|                                      | Memory controller   | DDR4, DDR3, and DDR3L  |
|                                      | PCI Express*  | PCI Express (PCIe*) Gen3 (x1, x2, x4, or x8), Gen2 (x1, x2, x4, or x8) and Gen1 (x1, x2, x4, or x8) hard IP with complete protocol stack, endpoint, and root port  |
|                                      | Transceiver I/O   | <ul> <li>10GBASE-KR/40GBASE-KR4 Forward Error Correction (FEC)</li> <li>PCS hard IPs that support: <ul> <li>10-Gbps Ethernet (10GbE)</li> <li>PCIe PIPE interface</li> <li>Interlaken</li> <li>Gbps Ethernet (GbE)</li> <li>Common Public Radio Interface (CPRI) with deterministic latency support</li> <li>Gigabit-capable passive optical network (GPON) with fast lock-time support</li> </ul> </li> <li>13.5G JESD204b</li> <li>8B/10B, 64B/66B, 64B/67B encoders and decoders</li> <li>Custom mode support for proprietary protocols</li> </ul>  |
| Core clock networks                  | <ul> <li>667 MHz externa</li> <li>800 MHz LVDS in</li> <li>Global, regional, and</li> </ul>   | c clocking, depending on the application:<br>I memory interface clocking with 2,400 Mbps DDR4 interface<br>terface clocking with 1,600 Mbps LVDS interface<br>I peripheral clock networks<br>are not used can be gated to reduce dynamic power   |
| Phase-locked loops<br>(PLLs)         | <ul> <li>Support integer r</li> <li>Fractional mode s</li> <li>Integer PLLs:         <ul> <li>Adjacent to gene</li> </ul> </li> </ul> | nthesis, clock delay compensation, and zero delay buffering (ZDB)<br>node and fractional mode<br>support with third-order delta-sigma modulation   |
| FPGA General-purpose<br>I/Os (GPIOs) | On-chip termination   | ry pair can be configured as receiver or transmitter<br>(OCT)<br>-ended LVTTL/LVCMOS interfacing   |
| External Memory<br>Interface         | <ul> <li>DDR4—speeds up</li> <li>DDR3—speeds up</li> </ul>  | Iller— DDR4, DDR3, and DDR3L support<br>to 1,200 MHz/2,400 Mbps<br>to 1,067 MHz/2,133 Mbps<br>Ier—provides support for RLDRAM 3 <sup>(2)</sup> , QDR IV <sup>(2)</sup> , and QDR II+<br><b>continued</b>   |




| Feature                                    | Description  |         |
|--|--|---------|
| Low-power serial<br>transceivers           | <ul> <li>Continuous operating range: <ul> <li>Intel Arria 10 GX—1 Gbps to 17.4 Gbps</li> <li>Intel Arria 10 GT—1 Gbps to 25.8 Gbps</li> </ul> </li> <li>Backplane support: <ul> <li>Intel Arria 10 GX—up to 12.5</li> <li>Intel Arria 10 GT—up to 12.5</li> </ul> </li> <li>Extended range down to 125 Mbps with oversampling</li> <li>ATX transmit PLLs with user-configurable fractional synthesis capability</li> <li>Electronic Dispersion Compensation (EDC) support for XFP, SFP+, QSFP, and CFP optical module</li> <li>Adaptive linear and decision feedback equalization</li> <li>Transmitter pre-emphasis and de-emphasis</li> <li>Dynamic partial reconfiguration of individual transceiver channels</li> </ul> |         |
| HPS<br>(Intel Arria 10 SX<br>devices only) | Processor and system       • Dual-core ARM Cortex-A9 MPCore processor—1.2 GHz CPU with 1.5 GHz overdrive capability         • 256 KB on-chip RAM and 64 KB on-chip ROM         • System peripherals—general-purpose timers, watchdog timers, di memory access (DMA) controller, FPGA configuration manager, ar clock and reset managers         • Security features—anti-tamper, secure boot, Advanced Encryptior Standard (AES) and authentication (SHA)         • ARM CoreSight* JTAG debug access port, trace port, and on-chip trace storage   | nd<br>n |
|  | <ul> <li>External interfaces</li> <li>Hard memory interface—Hard memory controller (2,400 Mbps DE and 2,133 Mbps DDR3), Quad serial peripheral interface (QSPI) fl controller, NAND flash controller, direct memory access (DMA) controller, Secure Digital/MultiMediaCard (SD/MMC) controller</li> <li>Communication interface—10/100/1000 Ethernet media access control (MAC), USB On-The-GO (OTG) controllers, I<sup>2</sup>C controllers, UART 16550, serial peripheral interface (SPI), and up to 62 HPS GPIO interfaces (48 direct-share I/Os)</li> </ul>  | lash    |
|  | Interconnects to core       • High-performance ARM AMBA* AXI bus bridges that support simultaneous read and write         • HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to iss transactions to slaves in the HPS, and vice versa         • Configuration bridge that allows HPS configuration manager to configure the core logic via dedicated 32-bit configuration port         • FPGA-to-HPS SDRAM controller bridge—provides configuration interfaces for the multiport front end (MPFE) of the HPS SDRAM controller   |         |
| Configuration                              | <ul> <li>Tamper protection—comprehensive design protection to protect your valuable IP investment</li> <li>Enhanced 256-bit advanced encryption standard (AES) design security with authentication</li> <li>Configuration via protocol (CvP) using PCIe Gen1, Gen2, or Gen3</li> </ul>   |         |
|  | continue   | d       |

 $<sup>^{(2)}\,</sup>$  Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



## **Available Options**

#### Figure 1. Sample Ordering Code and Available Options for Intel Arria 10 GX Devices



#### **Related Information**

Transceiver Performance for Intel Arria 10 GX/SX Devices Provides more information about the transceiver speed grade.



#### **Maximum Resources**

# Table 5.Maximum Resource Counts for Intel Arria 10 GX Devices (GX 160, GX 220, GX<br/>270, GX 320, and GX 480)

| Reso                         | ource                   |         |         | Product Line |             |         |
|------------------------------|-------------------------|---------|---------|--------------|-------------|---------|
|                              |                         | GX 160  | GX 220  | GX 270       | GX 320      | GX 480  |
| Logic Elements (LE) (K)      |                         | 160     | 220     | 270          | 320         | 480     |
| ALM                          |                         | 61,510  | 80,330  | 101,620      | 119,900     | 183,590 |
| Register                     |                         | 246,040 | 321,320 | 406,480      | 479,600 734 |         |
| Memory (Kb)                  | M20K                    | 8,800   | 11,740  | 15,000       | 17,820      | 28,620  |
| MLAB                         |                         | 1,050   | 1,690   | 2,452        | 2,727       | 4,164   |
| Variable-precision DSP Block |                         | 156     | 192     | .92 830 985  |             | 1,368   |
| 18 x 19 Multipli             | er                      | 312     | 384     | 1,660        | 1,970       | 2,736   |
| PLL                          | Fractional<br>Synthesis | 6       | 6       | 8            | 8           | 12      |
|                              | I/O                     | 6       | 6       | 8            | 8           | 12      |
| 17.4 Gbps Trans              | sceiver                 | 12      | 12      | 24           | 24          | 36      |
| GPIO <sup>(3)</sup>          |                         | 288     | 288     | 384          | 384         | 492     |
| LVDS Pair <sup>(4)</sup>     |                         | 120     | 120     | 168          | 168         | 222     |
| PCIe Hard IP Block           |                         | 1       | 1       | 2            | 2           | 2       |
| Hard Memory C                | ontroller               | 6       | 6       | 8            | 8           | 12      |

<sup>&</sup>lt;sup>(3)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>&</sup>lt;sup>(4)</sup> Each LVDS I/O pair can be used as differential input or output.



# Table 6.Maximum Resource Counts for Intel Arria 10 GX Devices (GX 570, GX 660, GX 900, and GX 1150)

| Re                       | source                  |         | Produc    | t Line    |           |  |
|--------------------------|-------------------------|---------|-----------|-----------|-----------|--|
|                          |                         | GX 570  | GX 660    | GX 900    | GX 1150   |  |
| Logic Elements           | s (LE) (K)              | 570     | 660       | 900       | 1,150     |  |
| ALM                      |                         | 217,080 | 251,680   | 339,620   | 427,200   |  |
| Register                 |                         | 868,320 | 1,006,720 | 1,358,480 | 1,708,800 |  |
| Memory (Kb)              | M20K                    | 36,000  | 42,620    | 48,460    | 54,260    |  |
|                          | MLAB                    | 5,096   | 5,788     | 9,386     | 12,984    |  |
| Variable-precis          | sion DSP Block          | 1,523   | 1,687     | 1,518     | 1,518     |  |
| 18 x 19 Multip           | lier                    | 3,046   | 3,374     | 3,036     | 3,036     |  |
| PLL                      | Fractional<br>Synthesis | 16      | 16        | 32        | 32        |  |
|                          | I/O                     | 16      | 16        | 16        | 16        |  |
| 17.4 Gbps Trai           | nsceiver                | 48      | 48        | 96        | 96        |  |
| GPIO <sup>(3)</sup>      |                         | 696     | 696       | 768       | 768       |  |
| LVDS Pair <sup>(4)</sup> |                         | 324     | 324       | 384       | 384       |  |
| PCIe Hard IP Block       |                         | 2       | 2         | 4         | 4         |  |
| Hard Memory              | Controller              | 16      | 16        | 16        | 16        |  |

# Package Plan

# Table 7.Package Plan for Intel Arria 10 GX Devices (U19, F27, and F29)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | U19<br>(19 mm × 19 mm,<br>484-pin UBGA) |          |      | (19 mm × 19 mm, (27 mm × 27 mm, |     |    |         |          | F29<br>(29 mm × 29 mm,<br>780-pin FBGA) |  |  |
|--------------|---|----------|------|---------------------------------|-----|----|---------|----------|---|--|--|
|              | 3 V I/O                                 | LVDS I/O | XCVR | 3 V I/O LVDS I/O XCVR           |     |    | 3 V I/O | LVDS I/O | XCVR                                    |  |  |
| GX 160       | 48                                      | 192      | 6    | 48                              | 192 | 12 | 48      | 240      | 12                                      |  |  |
| GX 220       | 48                                      | 192      | 6    | 48                              | 192 | 12 | 48      | 240      | 12                                      |  |  |
| GX 270       | -                                       | -        | _    | 48                              | 192 | 12 | 48      | 312      | 12                                      |  |  |
| GX 320       | -                                       | -        | _    | 48                              | 192 | 12 | 48      | 312      | 12                                      |  |  |
| GX 480       | _                                       | _        | _    | _                               | _   | _  | 48      | 312      | 12                                      |  |  |



ES : Engineering sample

RoHS

**FPGA Fabric** 

Speed Grade

1 (fastest)

2 3

G : RoHS6 N : RoHS5 Contact Intel P : Leaded for availability

## **Available Options**

Family Variant .....

090 : 900K logic elements 115 : 1,150K logic elements

25.8 Gbps transceivers

Transceiver

1 (fastest)

2

Speed Grade

T : GT variant

Logic Density



Package Code

45 : 1,932 pins, 45 mm x 45 mm

#### Figure 2. Sample Ordering Code and Available Options for Intel Arria 10 GT Devices



#### **Maximum Resources**

#### Table 12. Maximum Resource Counts for Intel Arria 10 SX Devices

| Reso                              | ource                   |         |         | I       | Product Line |         |         |           |
|-----------------------------------|-------------------------|---------|---------|---------|--------------|---------|---------|-----------|
|                                   |                         | SX 160  | SX 220  | SX 270  | SX 320       | SX 480  | SX 570  | SX 660    |
| Logic Elements                    | s (LE) (K)              | 160     | 220     | 270     | 320          | 480     | 570     | 660       |
| ALM                               |                         | 61,510  | 80,330  | 101,620 | 119,900      | 183,590 | 217,080 | 251,680   |
| Register                          |                         | 246,040 | 321,320 | 406,480 | 479,600      | 734,360 | 868,320 | 1,006,720 |
| Memory (Kb)                       | M20K                    | 8,800   | 11,740  | 15,000  | 17,820       | 28,620  | 36,000  | 42,620    |
|                                   | MLAB                    | 1,050   | 1,690   | 2,452   | 2,727        | 4,164   | 5,096   | 5,788     |
| Variable-precision DSP Block      |                         | 156     | 192     | 830     | 985          | 1,368   | 1,523   | 1,687     |
| 18 x 19 Multip                    | 18 x 19 Multiplier      |         | 384     | 1,660   | 1,970        | 2,736   | 3,046   | 3,374     |
| PLL                               | Fractional<br>Synthesis | 6       | 6       | 8       | 8            | 12      | 16      | 16        |
|                                   | I/O                     | 6       | 6       | 8       | 8            | 12      | 16      | 16        |
| 17.4 Gbps Tra                     | nsceiver                | 12      | 12      | 24      | 24           | 36      | 48      | 48        |
| GPIO <sup>(8)</sup>               |                         | 288     | 288     | 384     | 384          | 492     | 696     | 696       |
| LVDS Pair <sup>(9)</sup>          |                         | 120     | 120     | 168     | 168          | 174     | 324     | 324       |
| PCIe Hard IP Block                |                         | 1       | 1       | 2       | 2            | 2       | 2       | 2         |
| Hard Memory Controller            |                         | 6       | 6       | 8       | 8            | 12      | 16      | 16        |
| ARM Cortex-A9 MPCore<br>Processor |                         | Yes     | Yes     | Yes     | Yes          | Yes     | Yes     | Yes       |

#### Package Plan

# Table 13.Package Plan for Intel Arria 10 SX Devices (U19, F27, F29, and F34)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | U19<br>(19 mm × 19 mm,<br>484-pin UBGA) |             |      | F27<br>(27 mm × 27 mm,<br>672-pin FBGA) |             |      | F29<br>(29 mm × 29 mm,<br>780-pin FBGA) |             |      | F34<br>(35 mm × 35 mm,<br>1152-pin FBGA) |             |      |
|--------------|---|-------------|------|---|-------------|------|---|-------------|------|--|-------------|------|
|              | 3 V<br>I/O                              | LVDS<br>I/O | XCVR | 3 V<br>I/O                              | LVDS<br>I/O | XCVR | 3 V<br>I/O                              | LVDS<br>I/O | XCVR | 3 V<br>I/O                               | LVDS<br>I/O | XCVR |
| SX 160       | 48                                      | 144         | 6    | 48                                      | 192         | 12   | 48                                      | 240         | 12   | _  | -           | -    |
| SX 220       | 48                                      | 144         | 6    | 48                                      | 192         | 12   | 48                                      | 240         | 12   | _  | -           | -    |
| SX 270       | -                                       | -           | _    | 48                                      | 192         | 12   | 48                                      | 312         | 12   | 48                                       | 336         | 24   |
| SX 320       | -                                       |             |      | 48                                      | 192         | 12   | 48                                      | 312         | 12   | 48                                       | 336         | 24   |
|              |   |             |      |   |             |      |   |             |      |  | conti       | nued |

<sup>&</sup>lt;sup>(8)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(9)</sup> Each LVDS I/O pair can be used as differential input or output.



| Product Line | U19<br>(19 mm × 19 mm,<br>484-pin UBGA) |             |      | F27<br>nm × 27<br>2-pin FB( |             |      | F29<br>nm × 29<br>)-pin FB( |             |      | F34<br>nm × 35<br>2-pin FB |             |      |
|--------------|---|-------------|------|-----------------------------|-------------|------|-----------------------------|-------------|------|----------------------------|-------------|------|
|              | 3 V<br>I/O                              | LVDS<br>I/O | XCVR | 3 V<br>I/O                  | LVDS<br>I/O | XCVR | 3 V<br>I/O                  | LVDS<br>I/O | XCVR | 3 V<br>I/O                 | LVDS<br>I/O | XCVR |
| SX 480       | -                                       | -           | -    | _                           | -           | -    | 48                          | 312         | 12   | 48                         | 444         | 24   |
| SX 570       | -                                       | -           | _    | _                           | -           | -    | _                           | _           | -    | 48                         | 444         | 24   |
| SX 660       | -                                       | -           | -    | -                           | -           | -    | _                           | -           | -    | 48                         | 444         | 24   |

#### Table 14. Package Plan for Intel Arria 10 SX Devices (F35, KF40, and NF40)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | F35<br>(35 mm × 35 mm,<br>1152-pin FBGA) |          |      | (35 mm × 35 mm, (40 mm × 40 mm, |     |    |         |          |      | NF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |  |  |
|--------------|--|----------|------|---------------------------------|-----|----|---------|----------|------|---|--|--|
|              | 3 V I/O                                  | LVDS I/O | XCVR | 3 V I/O LVDS I/O XCVR           |     |    | 3 V I/O | LVDS I/O | XCVR |   |  |  |
| SX 270       | 48                                       | 336      | 24   | -                               | _   | _  | -       | -        | _    |   |  |  |
| SX 320       | 48                                       | 336      | 24   | -                               | _   | _  | _       | _        | _    |   |  |  |
| SX 480       | 48                                       | 348      | 36   | -                               | _   | _  | -       | -        | _    |   |  |  |
| SX 570       | 48                                       | 348      | 36   | 96                              | 600 | 36 | 48      | 540      | 48   |   |  |  |
| SX 660       | 48                                       | 348      | 36   | 96                              | 600 | 36 | 48      | 540      | 48   |   |  |  |

#### **Related Information**

I/O and High-Speed Differential I/O Interfaces in Intel Arria 10 Devices chapter, Intel Arria 10 Device Handbook

Provides the number of 3 V and LVDS I/Os, and LVDS channels for each Intel Arria 10 device package.



# I/O Vertical Migration for Intel Arria 10 Devices

#### Figure 4. Migration Capability Across Intel Arria 10 Product Lines

- The arrows indicate the migration paths. The devices included in each vertical migration path are shaded. Devices with fewer resources in the same path have lighter shades.
- To achieve the full I/O migration across product lines in the same migration path, restrict I/Os and transceivers usage to match the product line with the lowest I/O and transceiver counts.
- An LVDS I/O bank in the source device may be mapped to a 3 V I/O bank in the target device. To use
  memory interface clock frequency higher than 533 MHz, assign external memory interface pins only to
  banks that are LVDS I/O in both devices.
- There may be nominal 0.15 mm package height difference between some product lines in the same package type.
  - Package Product Variant Line U19 F27 KF40 NF40 RF40 NF45 SF45 UF45 F29 F34 F35 GX 160 GX 220 GX 270 GX 320 Intel® Arria® 10 GX GX 480 GX 570 GX 660 GX 900 GX 1150 GT 900 Intel Arria 10 GT GT 1150 SX 160 SX 220 SX 270 Intel Arria 10 SX SX 320 SX 480 SX 570 SX 660
- Some migration paths are not shown in the Intel Quartus Prime software Pin Migration View.

*Note:* To verify the pin migration compatibility, use the **Pin Migration View** window in the Intel Quartus Prime software Pin Planner.

# **Adaptive Logic Module**

Intel Arria 10 devices use a 20 nm ALM as the basic building block of the logic fabric.

The ALM architecture is the same as the previous generation FPGAs, allowing for efficient implementation of logic functions and easy conversion of IP between the device generations.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than the traditional two-register per LUT architecture.



| Variant | Product Line | Variable-<br>precision | Independent In<br>Multiplicatio | put and Output<br>ns Operator | 18 x 19<br>Multiplier<br>Adder Sum<br>Mode | 18 x 18<br>Multiplier<br>Adder<br>Summed with<br>36 bit Input |
|---------|--------------|------------------------|---------------------------------|-------------------------------|--|---|
|         |              | DSP Block              | 18 x 19<br>Multiplier           | 27 x 27<br>Multiplier         |  |   |
|         | SX 320       | 984                    | 1,968                           | 984                           | 984  | 984   |
|         | SX 480       | 1,368                  | 2,736                           | 1,368                         | 1,368                                      | 1,368   |
|         | SX 570       | 1,523                  | 3,046                           | 1,523                         | 1,523                                      | 1,523   |
|         | SX 660       | 1,687                  | 3,374                           | 1,687                         | 1,687                                      | 1,687   |

### Table 17. Resources for Floating-Point Arithmetic in Intel Arria 10 Devices

The table lists the variable-precision DSP resources by bit precision for each Intel Arria 10 device.

| Variant              | Product Line | Variable-<br>precision<br>DSP Block | Single<br>Precision<br>Floating-Point<br>Multiplication<br>Mode | Single-Precision<br>Floating-Point<br>Adder Mode | Single-<br>Precision<br>Floating-Point<br>Multiply<br>Accumulate<br>Mode | Peak<br>Giga Floating-<br>Point<br>Operations<br>per Second<br>(GFLOPs) |
|----------------------|--------------|-------------------------------------|---|--|--|---|
| Intel Arria 10<br>GX | GX 160       | 156                                 | 156   | 156  | 156  | 140   |
| GA                   | GX 220       | 192                                 | 192   | 192  | 192  | 173   |
|                      | GX 270       | 830                                 | 830   | 830  | 830  | 747   |
|                      | GX 320       | 984                                 | 984   | 984  | 984  | 886   |
|                      | GX 480       | 1,369                               | 1,368   | 1,368  | 1,368  | 1,231   |
|                      | GX 570       | 1,523                               | 1,523   | 1,523  | 1,523  | 1,371   |
|                      | GX 660       | 1,687                               | 1,687   | 1,687  | 1,687  | 1,518   |
|                      | GX 900       | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
|                      | GX 1150      | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
| Intel Arria 10       | GT 900       | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
| GT                   | GT 1150      | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
| Intel Arria 10       | SX 160       | 156                                 | 156   | 156  | 156  | 140   |
| SX                   | SX 220       | 192                                 | 192   | 192  | 192  | 173   |
|                      | SX 270       | 830                                 | 830   | 830  | 830  | 747   |
|                      | SX 320       | 984                                 | 984   | 984  | 984  | 886   |
|                      | SX 480       | 1,369                               | 1,368   | 1,368  | 1,368  | 1,231   |
|                      | SX 570       | 1,523                               | 1,523   | 1,523  | 1,523  | 1,371   |
|                      | SX 660       | 1,687                               | 1,687   | 1,687  | 1,687  | 1,518   |

# **Embedded Memory Blocks**

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.



The fractional synthesis PLLs support the following features:

- Reference clock frequency synthesis for transceiver CMU and Advanced Transmit (ATX) PLLs
- Clock network delay compensation
- Zero-delay buffering
- Direct transmit clocking for transceivers
- Independently configurable into two modes:
  - Conventional integer mode equivalent to the general purpose PLL
  - Enhanced fractional mode with third order delta-sigma modulation
- PLL cascading

#### I/O PLLs

The integer mode I/O PLLs are located in each bank of 48 I/Os. You can use the I/O PLLs to simplify the design of external memory and high-speed LVDS interfaces.

In each I/O bank, the I/O PLLs are adjacent to the hard memory controllers and LVDS SERDES. Because these PLLs are tightly coupled with the I/Os that need to use them, it makes it easier to close timing.

You can use the I/O PLLs for general purpose applications in the core such as clock network delay compensation and zero-delay buffering.

Intel Arria 10 devices support PLL-to-PLL cascading.

# **FPGA General Purpose I/O**

Intel Arria 10 devices offer highly configurable GPIOs. Each I/O bank contains 48 general purpose I/Os and a high-efficiency hard memory controller.

The following list describes the features of the GPIOs:

- Consist of 3 V I/Os for high-voltage application and LVDS I/Os for differential signaling
  - $-\,$  Up to two 3 V I/O banks, available in some devices, that support up to 3 V I/O standards
  - LVDS I/O banks that support up to 1.8 V I/O standards
- Support a wide range of single-ended and differential I/O interfaces
- LVDS speeds up to 1.6 Gbps
- Each LVDS pair of pins has differential input and output buffers, allowing you to configure the LVDS direction for each pair.
- Programmable bus hold and weak pull-up
- Programmable differential output voltage (V<sub>OD</sub>) and programmable pre-emphasis



#### Table 20. Memory Standards Supported by the Hard Memory Controller

This table lists the overall capability of the hard memory controller. For specific details, refer to the External Memory Interface Spec Estimator and Intel Arria 10 Device Datasheet.

| Memory Standard | Rate Support | Ping Pong PHY Support | Maximum Frequency<br>(MHz) |
|-----------------|--------------|-----------------------|----------------------------|
| DDR4 SDRAM      | Quarter rate | Yes                   | 1,067                      |
|                 |              | _                     | 1,200                      |
| DDR3 SDRAM      | Half rate    | Yes                   | 533                        |
|                 |              | _                     | 667                        |
|                 | Quarter rate | Yes                   | 1,067                      |
|                 |              | _                     | 1,067                      |
| DDR3L SDRAM     | Half rate    | Yes                   | 533                        |
|                 |              | _                     | 667                        |
|                 | Quarter rate | Yes                   | 933                        |
|                 |              | _                     | 933                        |
| LPDDR3 SDRAM    | Half rate    | -                     | 533                        |
|                 | Quarter rate | _                     | 800                        |

#### Table 21. Memory Standards Supported by the Soft Memory Controller

| Memory Standard             | Rate Support | Maximum Frequency<br>(MHz) |  |
|-----------------------------|--------------|----------------------------|--|
| RLDRAM 3 (11)               | Quarter rate | 1,200                      |  |
| QDR IV SRAM <sup>(11)</sup> | Quarter rate | 1,067                      |  |
| QDR II SRAM                 | Full rate    | 333                        |  |
|                             | Half rate    | 633                        |  |
| QDR II+ SRAM                | Full rate    | 333                        |  |
|                             | Half rate    | 633                        |  |
| QDR II+ Xtreme SRAM         | Full rate    | 333                        |  |
|                             | Half rate    | 633                        |  |

#### Table 22. Memory Standards Supported by the HPS Hard Memory Controller

The hard processor system (HPS) is available in Intel Arria 10 SoC devices only.

| Memory Standard | Rate Support | Maximum Frequency<br>(MHz) |
|-----------------|--------------|----------------------------|
| DDR4 SDRAM      | Half rate    | 1,200                      |
| DDR3 SDRAM      | Half rate    | 1,067                      |
| DDR3L SDRAM     | Half rate    | 933                        |

<sup>&</sup>lt;sup>(11)</sup> Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



#### Figure 7. Device Chip Overview for Intel Arria 10 GX and GT Devices



Figure 8. Device Chip Overview for Intel Arria 10 SX Devices



#### **PMA Features**

Intel Arria 10 transceivers provide exceptional signal integrity at data rates up to 25.8 Gbps. Clocking options include ultra-low jitter ATX PLLs (LC tank based), clock multiplier unit (CMU) PLLs, and fractional PLLs.



| PCS           | Description  |
|---------------|--|
| Standard PCS  | <ul> <li>Operates at a data rate up to 12 Gbps</li> <li>Supports protocols such as PCI-Express, CPRI 4.2+, GigE, IEEE 1588 in Hard PCS</li> <li>Implements other protocols using Basic/Custom (Standard PCS) transceiver configuration rules.</li> </ul>   |
| Enhanced PCS  | <ul> <li>Performs functions common to most serial data industry standards, such as word alignment, encoding/decoding, and framing, before data is sent or received off-chip through the PMA</li> <li>Handles data transfer to and from the FPGA fabric</li> <li>Handles data transfer internally to and from the PMA</li> <li>Provides frequency compensation</li> <li>Performs channel bonding for multi-channel low skew applications</li> </ul> |
| PCIe Gen3 PCS | <ul> <li>Supports the seamless switching of Data and Clock between the Gen1, Gen2, and Gen3 data rates</li> <li>Provides support for PIPE 3.0 features</li> <li>Supports the PIPE interface with the Hard IP enabled, as well as with the Hard IP bypassed</li> </ul>  |

#### **Related Information**

- PCIe Gen1, Gen2, and Gen3 Hard IP on page 26
- Interlaken Support on page 26
- 10 Gbps Ethernet Support on page 26

#### **PCS Protocol Support**


This table lists some of the protocols supported by the Intel Arria 10 transceiver PCS. For more information about the blocks in the transmitter and receiver data paths, refer to the related information.

| Protocol  | Data Rate<br>(Gbps) | Transceiver IP              | PCS Support                       |  |
|---|---------------------|-----------------------------|-----------------------------------|--|
| PCIe Gen3 x1, x2, x4, x8                        | 8.0                 | Native PHY (PIPE)           | Standard PCS and PCIe<br>Gen3 PCS |  |
| PCIe Gen2 x1, x2, x4, x8                        | 5.0                 | Native PHY (PIPE)           | Standard PCS                      |  |
| PCIe Gen1 x1, x2, x4, x8                        | 2.5                 | Native PHY (PIPE)           | Standard PCS                      |  |
| 1000BASE-X Gigabit Ethernet                     | 1.25                | Native PHY                  | Standard PCS                      |  |
| 1000BASE-X Gigabit Ethernet with<br>IEEE 1588v2 | 1.25                | Native PHY                  | Standard PCS                      |  |
| 10GBASE-R                                       | 10.3125             | Native PHY                  | Enhanced PCS                      |  |
| 10GBASE-R with IEEE 1588v2                      | 10.3125             | Native PHY                  | Enhanced PCS                      |  |
| 10GBASE-R with KR FEC                           | 10.3125             | Native PHY                  | Enhanced PCS                      |  |
| 10GBASE-KR and 1000BASE-X                       | 10.3125             | 1G/10GbE and 10GBASE-KR PHY | Standard PCS and<br>Enhanced PCS  |  |
| Interlaken (CEI-6G/11G)                         | 3.125 to 17.4       | Native PHY                  | Enhanced PCS                      |  |
| SFI-S/SFI-5.2                                   | 11.2                | Native PHY                  | Enhanced PCS                      |  |
| 10G SDI   | 10.692              | Native PHY                  | Enhanced PCS                      |  |
| continued                                       |                     |                             |                                   |  |



#### Figure 9. HPS Block Diagram

This figure shows a block diagram of the HPS with the dual ARM Cortex-A9 MPCore processor.



# Key Advantages of 20-nm HPS

The 20-nm HPS strikes a balance between enabling maximum software compatibility with 28-nm SoCs while still improving upon the 28-nm HPS architecture. These improvements address the requirements of the next generation target markets such as wireless and wireline communications, compute and storage equipment, broadcast and military in terms of performance, memory bandwidth, connectivity via backplane and security.



#### **System Peripherals and Debug Access Port**

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports ARM CoreSight debug and core traces to facilitate software development.

#### **HPS-FPGA AXI Bridges**

The HPS–FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA) Advanced eXtensible Interface (AXI<sup>m</sup>) specifications, consist of the following bridges:

- FPGA-to-HPS AMBA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA Avalon/AMBA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows the HPS to issue transactions to soft peripherals in the FPGA fabric. This bridge is primarily used for control and status register (CSR) accesses to peripherals in the FPGA fabric.

The HPS–FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS–FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

#### **HPS SDRAM Controller Subsystem**

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon<sup>®</sup> Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

The HPS SDRAM controller supports up to 3 masters (command ports), 3x 64-bit read data ports and 3x 64-bit write data ports.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features.



| Scheme   | Data<br>Width              | Max Clock<br>Rate<br>(MHz) | Max Data<br>Rate<br>(Mbps)<br>(13) | Decompression | Design<br>Security <sup>(1</sup><br>4) | Partial<br>Reconfiguration<br>(15) | Remote<br>System<br>Update |
|--|----------------------------|----------------------------|------------------------------------|---------------|--|------------------------------------|----------------------------|
| Fast passive   | 8 bits                     | 100                        | 3200                               | Yes           | Yes                                    | Yes <sup>(17)</sup>                | PFL IP                     |
| parallel (FPP)<br>through CPLD or<br>external<br>microcontroller | 16 bits                    | ]                          |                                    | Yes           | Yes                                    |                                    | core                       |
|  | 32 bits                    | ]                          |                                    | Yes           | Yes                                    |                                    |                            |
| Configuration via  | 16 bits                    | 100                        | 3200                               | Yes           | Yes                                    | Yes <sup>(17)</sup>                | _                          |
| HPS  | 32 bits                    |                            |                                    | Yes           | Yes                                    |                                    |                            |
| Configuration via<br>Protocol [CvP<br>(PCIe*)]                   | x1, x2,<br>x4, x8<br>lanes | -                          | 8000                               | Yes           | Yes                                    | Yes <sup>(16)</sup>                | _                          |

You can configure Intel Arria 10 devices through PCIe using Configuration via Protocol (CvP). The Intel Arria 10 CvP implementation conforms to the PCIe 100 ms power-up-to-active time requirement.

# **SEU Error Detection and Correction**

Intel Arria 10 devices offer robust and easy-to-use single-event upset (SEU) error detection and correction circuitry.

The detection and correction circuitry includes protection for Configuration RAM (CRAM) programming bits and user memories. The CRAM is protected by a continuously running CRC error detection circuit with integrated ECC that automatically corrects one or two errors and detects higher order multi-bit errors. When more than two errors occur, correction is available through reloading of the core programming file, providing a complete design refresh while the FPGA continues to operate.

The physical layout of the Intel Arria 10 CRAM array is optimized to make the majority of multi-bit upsets appear as independent single-bit or double-bit errors which are automatically corrected by the integrated CRAM ECC circuitry. In addition to the CRAM protection, the M20K memory blocks also include integrated ECC circuitry and are layout-optimized for error detection and correction. The MLAB does not have ECC.

## **Power Management**

Intel Arria 10 devices leverage the advanced 20 nm process technology, a low 0.9 V core power supply, an enhanced core architecture, and several optional power reduction techniques to reduce total power consumption by as much as 40% compared to Arria V devices and as much as 60% compared to Stratix V devices.

<sup>&</sup>lt;sup>(13)</sup> Enabling either compression or design security features affects the maximum data rate. Refer to the Intel Arria 10 Device Datasheet for more information.

<sup>&</sup>lt;sup>(14)</sup> Encryption and compression cannot be used simultaneously.

<sup>&</sup>lt;sup>(15)</sup> Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Intel for support.

<sup>&</sup>lt;sup>(17)</sup> Supported at a maximum clock rate of 100 MHz.



The optional power reduction techniques in Intel Arria 10 devices include:

- SmartVID—a code is programmed into each device during manufacturing that allows a smart regulator to operate the device at lower core V<sub>CC</sub> while maintaining performance
- **Programmable Power Technology**—non-critical timing paths are identified by the Intel Quartus Prime software and the logic in these paths is biased for low power instead of high performance
- Low Static Power Options—devices are available with either standard static power or low static power while maintaining performance

Furthermore, Intel Arria 10 devices feature Intel's industry-leading low power transceivers and include a number of hard IP blocks that not only reduce logic resources but also deliver substantial power savings compared to soft implementations. In general, hard IP blocks consume up to 90% less power than the equivalent soft logic implementations.

# **Incremental Compilation**

The Intel Quartus Prime software incremental compilation feature reduces compilation time and helps preserve performance to ease timing closure. The incremental compilation feature enables the partial reconfiguration flow for Intel Arria 10 devices.

Incremental compilation supports top-down, bottom-up, and team-based design flows. This feature facilitates modular, hierarchical, and team-based design flows where different designers compile their respective design sections in parallel. Furthermore, different designers or IP providers can develop and optimize different blocks of the design independently. These blocks can then be imported into the top level project.

# **Document Revision History for Intel Arria 10 Device Overview**

| Document<br>Version | Changes  |
|---------------------|--|
| 2018.04.09          | Updated the lowest $V_{CC}$ from 0.83 V to 0.82 V in the topic listing a summary of the device features. |

| Date         | Version    | Changes  |
|--------------|------------|--|
| January 2018 | 2018.01.17 | • Updated the maximum data rate for HPS (Intel Arria 10 SX devices external memory interface DDR3 controller from 2,166 Mbps to 2,133 Mbps.  |
|              |            | <ul> <li>Updated maximum frequency supported for half rate QDRII and QDRII<br/>+ SRAM to 633 MHz in <i>Memory Standards Supported by the Soft</i><br/><i>Memory Controller</i> table.</li> </ul> |
|              |            | Updated transceiver backplane capability to 12.5 Gbps.   |
|              |            | • Removed transceiver speed grade 5 in <i>Sample Ordering Core and Available Options for Intel Arria 10 GX Devices</i> figure.   |
|              | 1          | continued  |