



Welcome to **E-XFL.COM** 

**Embedded - System On Chip (SoC):** The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are **Embedded - System On Chip (SoC)**?

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

| Product Status          | Active   |
|-------------------------|--|
| Architecture            | MCU, FPGA  |
| Core Processor          | Dual ARM® Cortex®-A9 MPCore™ with CoreSight™                               |
| Flash Size              | -  |
| RAM Size                | 256KB  |
| Peripherals             | DMA, POR, WDT  |
| Connectivity            | EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG |
| Speed                   | 1.5GHz   |
| Primary Attributes      | FPGA - 660K Logic Elements   |
| Operating Temperature   | 0°C ~ 100°C (TJ)   |
| Package / Case          | 1152-BBGA, FCBGA   |
| Supplier Device Package | 1152-FBGA, FC (35x35)  |
| Purchase URL            | https://www.e-xfl.com/product-detail/intel/10as066k3f35e2sg                |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Contents**

| Inte | I <sup>®</sup> Arria <sup>®</sup> 10 Device Overview         | 3    |
|------|--|------|
|      | Key Advantages of Intel Arria 10 Devices                     | 4    |
|      | Summary of Intel Arria 10 Features                           |      |
|      | Intel Arria 10 Device Variants and Packages                  | 7    |
|      | Intel Arria 10 GX  | 7    |
|      | Intel Arria 10 GT  | . 11 |
|      | Intel Arria 10 SX  | . 14 |
|      | I/O Vertical Migration for Intel Arria 10 Devices            | . 17 |
|      | Adaptive Logic Module  |      |
|      | Variable-Precision DSP Block                                 | . 18 |
|      | Embedded Memory Blocks                                       | . 20 |
|      | Types of Embedded Memory                                     | 21   |
|      | Embedded Memory Capacity in Intel Arria 10 Devices           | 21   |
|      | Embedded Memory Configurations for Single-port Mode          |      |
|      | Clock Networks and PLL Clock Sources                         | . 22 |
|      | Clock Networks   |      |
|      | Fractional Synthesis and I/O PLLs                            |      |
|      | FPGA General Purpose I/O                                     |      |
|      | External Memory Interface                                    |      |
|      | Memory Standards Supported by Intel Arria 10 Devices         |      |
|      | PCIe Gen1, Gen2, and Gen3 Hard IP                            |      |
|      | Enhanced PCS Hard IP for Interlaken and 10 Gbps Ethernet     |      |
|      | Interlaken Support   |      |
|      | 10 Gbps Ethernet Support                                     |      |
|      | Low Power Serial Transceivers                                |      |
|      | Transceiver Channels   |      |
|      | PMA Features   |      |
|      | PCS Features   |      |
|      | SoC with Hard Processor System                               |      |
|      | Key Advantages of 20-nm HPS                                  |      |
|      | Features of the HPS  |      |
|      | FPGA Configuration and HPS Booting                           | 37   |
|      | Hardware and Software Development                            |      |
|      | Dynamic and Partial Reconfiguration                          |      |
|      | Dynamic Reconfiguration                                      |      |
|      | Partial Reconfiguration                                      |      |
|      | Enhanced Configuration and Configuration via Protocol        |      |
|      | SEU Error Detection and Correction                           |      |
|      | Power Management   |      |
|      | Incremental Compilation                                      |      |
|      | Document Revision History for Intel Arria 10 Device Overview | 40   |



# Intel® Arria® 10 Device Overview

The Intel® Arria® 10 device family consists of high-performance and power-efficient 20 nm mid-range FPGAs and SoCs.

Intel Arria 10 device family delivers:

- Higher performance than the previous generation of mid-range and high-end FPGAs.
- Power efficiency attained through a comprehensive set of power-saving technologies.

The Intel Arria 10 devices are ideal for high performance, power-sensitive, midrange applications in diverse markets.

Table 1. Sample Markets and Ideal Applications for Intel Arria 10 Devices

| Market                | Applications  |
|-----------------------|---|
| Wireless              | Channel and switch cards in remote radio heads     Mobile backhaul  |
| Wireline              | <ul> <li>40G/100G muxponders and transponders</li> <li>100G line cards</li> <li>Bridging</li> <li>Aggregation</li> </ul>            |
| Broadcast             | <ul> <li>Studio switches</li> <li>Servers and transport</li> <li>Videoconferencing</li> <li>Professional audio and video</li> </ul> |
| Computing and Storage | Flash cache     Cloud computing servers     Server acceleration   |
| Medical               | Diagnostic scanners     Diagnostic imaging  |
| Military              | Missile guidance and control     Radar     Electronic warfare     Secure communications   |

## **Related Information**

Intel Arria 10 Device Handbook: Known Issues

Lists the planned updates to the *Intel Arria 10 Device Handbook* chapters.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2008 Registered



| Feature                                    |  | Description  |  |  |
|--|--|--|--|--|
| Low-power serial<br>transceivers           | - Intel Arria 10 GT- Backplane support: - Intel Arria 10 GX- Intel Arria 10 GT- Extended range dow ATX transmit PLLs w Electronic Dispersion module Adaptive linear and of | —1 Gbps to 17.4 Gbps<br>—1 Gbps to 25.8 Gbps<br>—up to 12.5  |  |  |
| HPS<br>(Intel Arria 10 SX<br>devices only) | Processor and system   | Dual-core ARM Cortex-A9 MPCore processor—1.2 GHz CPU with 1.5 GHz overdrive capability  256 KB on-chip RAM and 64 KB on-chip ROM  System peripherals—general-purpose timers, watchdog timers, direct memory access (DMA) controller, FPGA configuration manager, and clock and reset managers  Security features—anti-tamper, secure boot, Advanced Encryption Standard (AES) and authentication (SHA)  ARM CoreSight* JTAG debug access port, trace port, and on-chip trace storage   |  |  |
|  | External interfaces  | Hard memory interface—Hard memory controller (2,400 Mbps DDR4, and 2,133 Mbps DDR3), Quad serial peripheral interface (QSPI) flash controller, NAND flash controller, direct memory access (DMA) controller, Secure Digital/MultiMediaCard (SD/MMC) controller     Communication interface— 10/100/1000 Ethernet media access control (MAC), USB On-The-GO (OTG) controllers, I²C controllers, UART 16550, serial peripheral interface (SPI), and up to 62 HPS GPIO interfaces (48 direct-share I/Os)                                    |  |  |
|  | Interconnects to core  | High-performance ARM AMBA* AXI bus bridges that support simultaneous read and write HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to issue transactions to slaves in the HPS, and vice versa Configuration bridge that allows HPS configuration manager to configure the core logic via dedicated 32-bit configuration port FPGA-to-HPS SDRAM controller bridge—provides configuration interfaces for the multiport front end (MPFE) of the HPS SDRAM controller |  |  |
| Configuration                              | Enhanced 256-bit ad  | comprehensive design protection to protect your valuable IP investments dvanced encryption standard (AES) design security with authentication obtocol (CvP) using PCIe Gen1, Gen2, or Gen3   |  |  |
|  |  | continued  |  |  |

 $<sup>^{(2)}</sup>$  Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



| Feature            | Description  |
|--------------------|--|
|                    | <ul> <li>Dynamic reconfiguration of the transceivers and PLLs</li> <li>Fine-grained partial reconfiguration of the core fabric</li> <li>Active Serial x4 Interface</li> </ul>  |
| Power management   | SmartVID     Low static power device options     Programmable Power Technology     Intel Quartus Prime integrated power analysis   |
| Software and tools | <ul> <li>Intel Quartus Prime design suite</li> <li>Transceiver toolkit</li> <li>Platform Designer system integration tool</li> <li>DSP Builder for Intel FPGAs</li> <li>OpenCL™ support</li> <li>Intel SoC FPGA Embedded Design Suite (EDS)</li> </ul> |

#### **Related Information**

Intel Arria 10 Transceiver PHY Overview

Provides details on Intel Arria 10 transceivers.

# **Intel Arria 10 Device Variants and Packages**

#### Table 4. **Device Variants for the Intel Arria 10 Device Family**

| Variant           | Description   |
|-------------------|---|
| Intel Arria 10 GX | FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.  |
| Intel Arria 10 GT | <ul> <li>FPGA featuring:</li> <li>17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.</li> <li>25.8 Gbps transceivers for supporting CAUI-4 and CEI-25G applications with CFP2 and CFP4 modules.</li> </ul> |
| Intel Arria 10 SX | SoC integrating ARM-based HPS and FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.  |

# **Intel Arria 10 GX**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

### **Related Information**

Intel FPGA Product Selector

Provides the latest information on Intel products.



# Table 8. Package Plan for Intel Arria 10 GX Devices (F34, F35, NF40, and KF40)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | roduct Line F34 (35 mm × 35 mm, 1152-pin FBGA) |             |      | F35<br>(35 mm × 35 mm,<br>1152-pin FBGA) |             | KF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |            |             | NF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |            |             |      |
|--------------|--|-------------|------|--|-------------|---|------------|-------------|---|------------|-------------|------|
|              | 3 V<br>I/O                                     | LVDS<br>I/O | XCVR | 3 V<br>I/O                               | LVDS<br>I/O | XCVR                                      | 3 V<br>I/O | LVDS<br>I/O | XCVR                                      | 3 V<br>I/O | LVDS<br>I/O | XCVR |
| GX 270       | 48   | 336         | 24   | 48                                       | 336         | 24  | _          | _           | _   | _          | _           | _    |
| GX 320       | 48   | 336         | 24   | 48                                       | 336         | 24  | _          | _           | _   | _          | _           | _    |
| GX 480       | 48   | 444         | 24   | 48                                       | 348         | 36  | _          | _           | _   | _          | _           | -    |
| GX 570       | 48   | 444         | 24   | 48                                       | 348         | 36  | 96         | 600         | 36  | 48         | 540         | 48   |
| GX 660       | 48   | 444         | 24   | 48                                       | 348         | 36  | 96         | 600         | 36  | 48         | 540         | 48   |
| GX 900       | _  | 504         | 24   | _  | _           | _   | _          | _           | _   | _          | 600         | 48   |
| GX 1150      | _  | 504         | 24   | _  | _           | _   | _          | _           | _   | _          | 600         | 48   |

# Table 9. Package Plan for Intel Arria 10 GX Devices (RF40, NF45, SF45, and UF45)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | RF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |             | NF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |            | SF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |      | UF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |             |      |            |             |      |
|--------------|---|-------------|---|------------|---|------|---|-------------|------|------------|-------------|------|
|              | 3 V<br>I/O                                | LVDS<br>I/O | XCVR                                      | 3 V<br>I/O | LVDS<br>I/O                               | XCVR | 3 V<br>I/O                                | LVDS<br>I/O | XCVR | 3 V<br>I/O | LVDS<br>I/O | XCVR |
| GX 900       | _   | 342         | 66  | _          | 768                                       | 48   | -   | 624         | 72   | _          | 480         | 96   |
| GX 1150      | _   | 342         | 66  | _          | 768                                       | 48   | ı   | 624         | 72   | ı          | 480         | 96   |

### **Related Information**

I/O and High-Speed Differential I/O Interfaces in Intel Arria 10 Devices chapter, Intel Arria 10 Device Handbook

Provides the number of 3 V and LVDS I/Os, and LVDS channels for each Intel Arria 10 device package.

### **Intel Arria 10 GT**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

#### **Related Information**

Intel FPGA Product Selector

Provides the latest information on Intel products.



# **Available Options**

Figure 2. Sample Ordering Code and Available Options for Intel Arria 10 GT Devices





#### **Maximum Resources**

Table 10. Maximum Resource Counts for Intel Arria 10 GT Devices

| Reso                         | urce                 | Produc            | ct Line           |  |
|------------------------------|----------------------|-------------------|-------------------|--|
|                              |                      | GT 900            | GT 1150           |  |
| Logic Elements (LE) (K)      |                      | 900               | 1,150             |  |
| ALM                          |                      | 339,620           | 427,200           |  |
| Register                     |                      | 1,358,480         | 1,708,800         |  |
| Memory (Kb)                  | M20K                 | 48,460            | 54,260            |  |
|                              | MLAB                 | 9,386             | 12,984            |  |
| Variable-precision DSP Block |                      | 1,518             | 1,518             |  |
| 18 x 19 Multiplier           |                      | 3,036             | 3,036             |  |
| PLL                          | Fractional Synthesis | 32                | 32                |  |
|                              | I/O                  | 16                | 16                |  |
| Transceiver                  | 17.4 Gbps            | 72 <sup>(5)</sup> | 72 <sup>(5)</sup> |  |
|                              | 25.8 Gbps            | 6                 | 6                 |  |
| GPIO <sup>(6)</sup>          |                      | 624               | 624               |  |
| LVDS Pair <sup>(7)</sup>     |                      | 312               | 312               |  |
| PCIe Hard IP Block           |                      | 4                 | 4                 |  |
| Hard Memory Controller       |                      | 16                | 16                |  |

#### **Related Information**

Intel Arria 10 GT Channel Usage

Configuring GT/GX channels in Intel Arria 10 GT devices.

## **Package Plan**

## Table 11. Package Plan for Intel Arria 10 GT Devices

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | SF45<br>(45 mm × 45 mm, 1932-pin FBGA) |          |      |  |  |
|--------------|--|----------|------|--|--|
|              | 3 V I/O                                | LVDS I/O | XCVR |  |  |
| GT 900       | _                                      | 624      | 72   |  |  |
| GT 1150      | _                                      | 624      | 72   |  |  |

<sup>(5)</sup> If all 6 GT channels are in use, 12 of the GX channels are not usable.

<sup>(6)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(7)</sup> Each LVDS I/O pair can be used as differential input or output.



#### **Related Information**

I/O and High-Speed Differential I/O Interfaces in Intel Arria 10 Devices chapter, Intel Arria 10 Device Handbook

Provides the number of 3 V and LVDS I/Os, and LVDS channels for each Intel Arria 10 device package.

### **Intel Arria 10 SX**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

#### **Related Information**

Intel FPGA Product Selector

Provides the latest information on Intel products.

### **Available Options**

Figure 3. Sample Ordering Code and Available Options for Intel Arria 10 SX Devices



#### **Related Information**

Transceiver Performance for Intel Arria 10 GX/SX Devices

Provides more information about the transceiver speed grade.



Figure 5. ALM for Intel Arria 10 Devices



The Intel Quartus Prime software optimizes your design according to the ALM logic structure and automatically maps legacy designs into the Intel Arria 10 ALM architecture.

# **Variable-Precision DSP Block**

The Intel Arria 10 variable precision DSP blocks support fixed-point arithmetic and floating-point arithmetic.

Features for fixed-point arithmetic:

- · High-performance, power-optimized, and fully registered multiplication operations
- 18-bit and 27-bit word lengths
- Two 18 x 19 multipliers or one 27 x 27 multiplier per DSP block
- Built-in addition, subtraction, and 64-bit double accumulation register to combine multiplication results
- Cascading 19-bit or 27-bit when pre-adder is disabled and cascading 18-bit when pre-adder is used to form the tap-delay line for filtering applications
- Cascading 64-bit output bus to propagate output results from one block to the next block without external logic support
- Hard pre-adder supported in 19-bit and 27-bit modes for symmetric filters
- Internal coefficient register bank in both 18-bit and 27-bit modes for filter implementation
- 18-bit and 27-bit systolic finite impulse response (FIR) filters with distributed output adder
- Biased rounding support



# **Embedded Memory Configurations for Single-port Mode**

## Table 19. Single-port Embedded Memory Configurations for Intel Arria 10 Devices

This table lists the maximum configurations supported for single-port RAM and ROM modes.

| Memory Block | Depth (bits) | Programmable Width |
|--------------|--------------|--------------------|
| MLAB         | 32           | x16, x18, or x20   |
|              | 64 (10)      | x8, x9, x10        |
| M20K         | 512          | x40, x32           |
|              | 1K           | x20, x16           |
|              | 2K           | x10, x8            |
|              | 4K           | x5, x4             |
|              | 8K           | x2                 |
|              | 16K          | x1                 |

### **Clock Networks and PLL Clock Sources**

The clock network architecture is based on Intel's global, regional, and peripheral clock structure. This clock structure is supported by dedicated clock input pins, fractional clock synthesis PLLs, and integer I/O PLLs.

### **Clock Networks**

The Intel Arria 10 core clock networks are capable of up to 800 MHz fabric operation across the full industrial temperature range. For the external memory interface, the clock network supports the hard memory controller with speeds up to 2,400 Mbps in a quarter-rate transfer.

To reduce power consumption, the Intel Quartus Prime software identifies all unused sections of the clock network and powers them down.

# Fractional Synthesis and I/O PLLs

Intel Arria 10 devices contain up to 32 fractional synthesis PLLs and up to 16 I/O PLLs that are available for both specific and general purpose uses in the core:

- Fractional synthesis PLLs—located in the column adjacent to the transceiver blocks
- I/O PLLs-located in each bank of the 48 I/Os

# **Fractional Synthesis PLLs**

You can use the fractional synthesis PLLs to:

- Reduce the number of oscillators that are required on your board
- Reduce the number of clock pins that are used in the device by synthesizing multiple clock frequencies from a single reference clock source

<sup>(10)</sup> Supported through software emulation and consumes additional MLAB blocks.



- Series (R<sub>S</sub>) and parallel (R<sub>T</sub>) on-chip termination (OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture

# **External Memory Interface**

Intel Arria 10 devices offer massive external memory bandwidth, with up to seven 32-bit DDR4 memory interfaces running at up to 2,400 Mbps. This bandwidth provides additional ease of design, lower power, and resource efficiencies of hardened high-performance memory controllers.

The memory interface within Intel Arria 10 FPGAs and SoCs delivers the highest performance and ease of use. You can configure up to a maximum width of 144 bits when using the hard or soft memory controllers. If required, you can bypass the hard memory controller and use a soft controller implemented in the user logic.

Each I/O contains a hardened DDR read/write path (PHY) capable of performing key memory interface functionality such as read/write leveling, FIFO buffering to lower latency and improve margin, timing calibration, and on-chip termination.

The timing calibration is aided by the inclusion of hard microcontrollers based on Intel's Nios® II technology, specifically tailored to control the calibration of multiple memory interfaces. This calibration allows the Intel Arria 10 device to compensate for any changes in process, voltage, or temperature either within the Intel Arria 10 device itself, or within the external memory device. The advanced calibration algorithms ensure maximum bandwidth and robust timing margin across all operating conditions.

In addition to parallel memory interfaces, Intel Arria 10 devices support serial memory technologies such as the Hybrid Memory Cube (HMC). The HMC is supported by the Intel Arria 10 high-speed serial transceivers which connect up to four HMC links, with each link running at data rates up to 15 Gbps.

#### **Related Information**

## External Memory Interface Spec Estimator

Provides a parametric tool that allows you to find and compare the performance of the supported external memory interfaces in IntelFPGAs.

## **Memory Standards Supported by Intel Arria 10 Devices**

The I/Os are designed to provide high performance support for existing and emerging external memory standards.



#### Table 20. Memory Standards Supported by the Hard Memory Controller

This table lists the overall capability of the hard memory controller. For specific details, refer to the External Memory Interface Spec Estimator and Intel Arria 10 Device Datasheet.

| Memory Standard | Rate Support | Ping Pong PHY Support | Maximum Frequency (MHz) |
|-----------------|--------------|-----------------------|-------------------------|
| DDR4 SDRAM      | Quarter rate | Yes                   | 1,067                   |
|                 |              | _                     | 1,200                   |
| DDR3 SDRAM      | Half rate    | Yes                   | 533                     |
|                 |              | _                     | 667                     |
|                 | Quarter rate | Yes                   | 1,067                   |
|                 |              | _                     | 1,067                   |
| DDR3L SDRAM     | Half rate    | Yes                   | 533                     |
|                 |              | _                     | 667                     |
|                 | Quarter rate | Yes                   | 933                     |
|                 |              | _                     | 933                     |
| LPDDR3 SDRAM    | Half rate    | _                     | 533                     |
|                 | Quarter rate | _                     | 800                     |

# Table 21. Memory Standards Supported by the Soft Memory Controller

| Memory Standard             | Rate Support | Maximum Frequency<br>(MHz) |
|-----------------------------|--------------|----------------------------|
| RLDRAM 3 (11)               | Quarter rate | 1,200                      |
| QDR IV SRAM <sup>(11)</sup> | Quarter rate | 1,067                      |
| QDR II SRAM                 | Full rate    | 333                        |
|                             | Half rate    | 633                        |
| QDR II+ SRAM                | Full rate    | 333                        |
|                             | Half rate    | 633                        |
| QDR II+ Xtreme SRAM         | Full rate    | 333                        |
|                             | Half rate    | 633                        |

# Table 22. Memory Standards Supported by the HPS Hard Memory Controller

The hard processor system (HPS) is available in Intel Arria 10 SoC devices only.

| Memory Standard | Rate Support | Maximum Frequency<br>(MHz) |
|-----------------|--------------|----------------------------|
| DDR4 SDRAM      | Half rate    | 1,200                      |
| DDR3 SDRAM      | Half rate    | 1,067                      |
| DDR3L SDRAM     | Half rate    | 933                        |

<sup>(11)</sup> Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.

### A10-OVERVIEW | 2018.04.09



The scalable hard IP supports multiple independent 10GbE ports while using a single PLL for all the 10GBASE-R PCS instantiations, which saves on core logic resources and clock networks:

- Simplifies multiport 10GbE systems compared to XAUI interfaces that require an external XAUI-to-10G PHY.
- Incorporates Electronic Dispersion Compensation (EDC), which enables direct connection to standard 10 Gbps XFP and SFP+ pluggable optical modules.
- Supports backplane Ethernet applications and includes a hard 10GBASE-KR Forward Error Correction (FEC) circuit that you can use for 10 Gbps and 40 Gbps applications.

The 10 Gbps Ethernet PCS hard IP and 10GBASE-KR FEC are present in every transceiver channel.

#### **Related Information**

PCS Features on page 30

### **Low Power Serial Transceivers**

Intel Arria 10 FPGAs and SoCs include lowest power transceivers that deliver high bandwidth, throughput and low latency.

Intel Arria 10 devices deliver the industry's lowest power consumption per transceiver channel:

- 12.5 Gbps transceivers at as low as 242 mW
- 10 Gbps transceivers at as low as 168 mW
- 6 Gbps transceivers at as low as 117 mW

Intel Arria 10 transceivers support various data rates according to application:

- Chip-to-chip and chip-to-module applications—from 1 Gbps up to 25.8 Gbps
- Long reach and backplane applications—from 1 Gbps up to 12.5 with advanced adaptive equalization
- Critical power sensitive applications—from 1 Gbps up to 11.3 Gbps using lower power modes

The combination of 20 nm process technology and architectural advances provide the following benefits:

- Significant reduction in die area and power consumption
- Increase of up to two times in transceiver I/O density compared to previous generation devices while maintaining optimal signal integrity
- Up to 72 total transceiver channels—you can configure up to 6 of these channels to run as fast as 25.8 Gbps
- All channels feature continuous data rate support up to the maximum rated speed







### **Transceiver Channels**

All transceiver channels feature a dedicated Physical Medium Attachment (PMA) and a hardened Physical Coding Sublayer (PCS).

- The PMA provides primary interfacing capabilities to physical channels.
- The PCS typically handles encoding/decoding, word alignment, and other preprocessing functions before transferring data to the FPGA core fabric.

A transceiver channel consists of a PMA and a PCS block. Most transceiver banks have 6 channels. There are some transceiver banks that contain only 3 channels.

A wide variety of bonded and non-bonded data rate configurations is possible using a highly configurable clock distribution network. Up to 80 independent transceiver data rates can be configured.

The following figures are graphical representations of top views of the silicon die, which correspond to reverse views for flip chip packages. Different Intel Arria 10 devices may have different floorplans than the ones shown in the figures.



Figure 7. Device Chip Overview for Intel Arria 10 GX and GT Devices



Figure 8. Device Chip Overview for Intel Arria 10 SX Devices



### **PMA Features**

Intel Arria 10 transceivers provide exceptional signal integrity at data rates up to 25.8 Gbps. Clocking options include ultra-low jitter ATX PLLs (LC tank based), clock multiplier unit (CMU) PLLs, and fractional PLLs.



Each transceiver channel contains a channel PLL that can be used as the CMU PLL or clock data recovery (CDR) PLL. In CDR mode, the channel PLL recovers the receiver clock and data in the transceiver channel. Up to 80 independent data rates can be configured on a single Intel Arria 10 device.

Table 23. PMA Features of the Transceivers in Intel Arria 10 Devices

| Feature  | Capability   |  |  |
|--|--|--|--|
| Chip-to-Chip Data Rates                                    | 1 Gbps to 17.4 Gbps (Intel Arria 10 GX devices) 1 Gbps to 25.8 Gbps (Intel Arria 10 GT devices)  |  |  |
| Backplane Support  | Drive backplanes at data rates up to 12.5 Gbps   |  |  |
| Optical Module Support                                     | SFP+/SFP, XFP, CXP, QSFP/QSFP28, CFP/CFP2/CFP4   |  |  |
| Cable Driving Support                                      | SFP+ Direct Attach, PCI Express over cable, eSATA  |  |  |
| Transmit Pre-Emphasis                                      | 4-tap transmit pre-emphasis and de-emphasis to compensate for system channel loss  |  |  |
| Continuous Time Linear<br>Equalizer (CTLE)                 | Dual mode, high-gain, and high-data rate, linear receive equalization to compensate for system channel loss  |  |  |
| Decision Feedback Equalizer (DFE)                          | 7-fixed and 4-floating tap DFE to equalize backplane channel loss in the presence of crosstalk and noisy environments  |  |  |
| Variable Gain Amplifier                                    | Optimizes the signal amplitude prior to the CDR sampling and operates in fixed and adaptive modes  |  |  |
| Altera Digital Adaptive<br>Parametric Tuning (ADAPT)       | Fully digital adaptation engine to automatically adjust all link equalization parameters—including CTLE, DFE, and variable gain amplifier blocks—that provide optimal link margin without intervention from user logic |  |  |
| Precision Signal Integrity<br>Calibration Engine (PreSICE) | Hardened calibration controller to quickly calibrate all transceiver control parameters on power-up, which provides the optimal signal integrity and jitter performance  |  |  |
| Advanced Transmit (ATX)<br>PLL                             | Low jitter ATX (LC tank based) PLLs with continuous tuning range to cover a wide range of standard and proprietary protocols   |  |  |
| Fractional PLLs  | On-chip fractional frequency synthesizers to replace on-board crystal oscillators and reduce system cost   |  |  |
| Digitally Assisted Analog<br>CDR                           | Superior jitter tolerance with fast lock time  |  |  |
| Dynamic Partial<br>Reconfiguration                         | Allows independent control of the Avalon memory-mapped interface of each transceiver channel for the highest transceiver flexibility   |  |  |
| Multiple PCS-PMA and PCS-<br>PLD interface widths          | 8-, 10-, 16-, 20-, 32-, 40-, or 64-bit interface widths for flexibility of deserialization width, encoding, and reduced latency  |  |  |

# **PCS Features**

This table summarizes the Intel Arria 10 transceiver PCS features. You can use the transceiver PCS to support a wide range of protocols ranging from 1 Gbps to 25.8 Gbps.





| PCS           | Description  |  |  |
|---------------|--|--|--|
| Standard PCS  | <ul> <li>Operates at a data rate up to 12 Gbps</li> <li>Supports protocols such as PCI-Express, CPRI 4.2+, GigE, IEEE 1588 in Hard PCS</li> <li>Implements other protocols using Basic/Custom (Standard PCS) transceiver configuration rules.</li> </ul>   |  |  |
| Enhanced PCS  | <ul> <li>Performs functions common to most serial data industry standards, such as word alignment, encoding/decoding, and framing, before data is sent or received off-chip through the PMA</li> <li>Handles data transfer to and from the FPGA fabric</li> <li>Handles data transfer internally to and from the PMA</li> <li>Provides frequency compensation</li> <li>Performs channel bonding for multi-channel low skew applications</li> </ul> |  |  |
| PCIe Gen3 PCS | <ul> <li>Supports the seamless switching of Data and Clock between the Gen1, Gen2, and Gen3 data rates</li> <li>Provides support for PIPE 3.0 features</li> <li>Supports the PIPE interface with the Hard IP enabled, as well as with the Hard IP bypassed</li> </ul>  |  |  |

#### **Related Information**

- PCIe Gen1, Gen2, and Gen3 Hard IP on page 26
- Interlaken Support on page 26
- 10 Gbps Ethernet Support on page 26

# **PCS Protocol Support**

This table lists some of the protocols supported by the Intel Arria 10 transceiver PCS. For more information about the blocks in the transmitter and receiver data paths, refer to the related information.

| Protocol                                     | Data Rate<br>(Gbps) | Transceiver IP              | PCS Support                       |
|--|---------------------|-----------------------------|-----------------------------------|
| PCIe Gen3 x1, x2, x4, x8 8.0                 |                     | Native PHY (PIPE)           | Standard PCS and PCIe<br>Gen3 PCS |
| PCIe Gen2 x1, x2, x4, x8                     | 5.0                 | Native PHY (PIPE)           | Standard PCS                      |
| PCIe Gen1 x1, x2, x4, x8                     | 2.5                 | Native PHY (PIPE)           | Standard PCS                      |
| 1000BASE-X Gigabit Ethernet                  | 1.25                | Native PHY                  | Standard PCS                      |
| 1000BASE-X Gigabit Ethernet with IEEE 1588v2 | 1.25                | Native PHY                  | Standard PCS                      |
| 10GBASE-R                                    | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-R with IEEE 1588v2                   | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-R with KR FEC                        | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-KR and 1000BASE-X                    | 10.3125             | 1G/10GbE and 10GBASE-KR PHY | Standard PCS and<br>Enhanced PCS  |
| Interlaken (CEI-6G/11G)                      | 3.125 to 17.4       | Native PHY                  | Enhanced PCS                      |
| SFI-S/SFI-5.2                                | 11.2                | Native PHY                  | Enhanced PCS                      |
| 10G SDI                                      | 10.692              | Native PHY                  | Enhanced PCS                      |
|  | •                   |                             | continued                         |



# **FPGA Configuration and HPS Booting**

The FPGA fabric and HPS in the SoC FPGA must be powered at the same time. You can reduce the clock frequencies or gate the clocks to reduce dynamic power.

Once powered, the FPGA fabric and HPS can be configured independently thus providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or
  partially reconfigure the FPGA fabric at any time under software control. The HPS
  can also configure other FPGAs on the board through the FPGA configuration
  controller.
- Configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.

# **Hardware and Software Development**

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Platform Designer system integration tool in the Intel Quartus Prime software.

For software development, the ARM-based SoC FPGA devices inherit the rich software development ecosystem available for the ARM Cortex-A9 MPCore processor. The software development process for Intel SoC FPGAs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux\*, VxWorks\*, and other operating systems are available for the SoC FPGAs. For more information on the operating systems support availability, contact the Intel FPGA sales team.

You can begin device-specific firmware and software development on the Intel SoC FPGA Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

# **Dynamic and Partial Reconfiguration**

The Intel Arria 10 devices support dynamic and partial reconfiguration. You can use dynamic and partial reconfiguration simultaneously to enable seamless reconfiguration of both the device core and transceivers.

# **Dynamic Reconfiguration**

You can reconfigure the PMA and PCS blocks while the device continues to operate. This feature allows you to change the data rates, protocol, and analog settings of a channel in a transceiver bank without affecting on-going data transfer in other transceiver banks. This feature is ideal for applications that require dynamic multiprotocol or multirate support.

# **Partial Reconfiguration**

Using partial reconfiguration, you can reconfigure some parts of the device while keeping the device in operation.



| Scheme   | Data<br>Width              | Max Clock<br>Rate<br>(MHz) | Max Data<br>Rate<br>(Mbps) | Decompression | Design<br>Security <sup>(1</sup><br>4) | Partial<br>Reconfiguration<br>(15) | Remote<br>System<br>Update      |
|--|----------------------------|----------------------------|----------------------------|---------------|--|------------------------------------|---------------------------------|
| Fast passive                                   | 8 bits                     | 100                        | 3200                       | Yes           | Yes                                    | Yes <sup>(17)</sup>                | Yes <sup>(17)</sup> PFL IP core |
| parallel (FPP)<br>through CPLD or              | 16 bits                    |                            |                            | Yes           | Yes                                    |                                    |                                 |
| external<br>microcontroller                    | 32 bits                    |                            |                            | Yes           | Yes                                    |                                    |                                 |
| Configuration via                              | 16 bits                    | 100                        | 3200                       | Yes           | Yes                                    | Yes <sup>(17)</sup>                | _                               |
| HPS  | 32 bits                    |                            |                            | Yes           | Yes                                    |                                    | L                               |
| Configuration via<br>Protocol [CvP<br>(PCIe*)] | x1, x2,<br>x4, x8<br>lanes | _                          | 8000                       | Yes           | Yes                                    | Yes <sup>(16)</sup>                | _                               |

You can configure Intel Arria 10 devices through PCIe using Configuration via Protocol (CvP). The Intel Arria 10 CvP implementation conforms to the PCIe 100 ms power-up-to-active time requirement.

#### **SEU Error Detection and Correction**

Intel Arria 10 devices offer robust and easy-to-use single-event upset (SEU) error detection and correction circuitry.

The detection and correction circuitry includes protection for Configuration RAM (CRAM) programming bits and user memories. The CRAM is protected by a continuously running CRC error detection circuit with integrated ECC that automatically corrects one or two errors and detects higher order multi-bit errors. When more than two errors occur, correction is available through reloading of the core programming file, providing a complete design refresh while the FPGA continues to operate.

The physical layout of the Intel Arria 10 CRAM array is optimized to make the majority of multi-bit upsets appear as independent single-bit or double-bit errors which are automatically corrected by the integrated CRAM ECC circuitry. In addition to the CRAM protection, the M20K memory blocks also include integrated ECC circuitry and are layout-optimized for error detection and correction. The MLAB does not have ECC.

# **Power Management**

Intel Arria 10 devices leverage the advanced 20 nm process technology, a low 0.9 V core power supply, an enhanced core architecture, and several optional power reduction techniques to reduce total power consumption by as much as 40% compared to Arria V devices and as much as 60% compared to Stratix V devices.

<sup>(13)</sup> Enabling either compression or design security features affects the maximum data rate. Refer to the Intel Arria 10 Device Datasheet for more information.

<sup>(14)</sup> Encryption and compression cannot be used simultaneously.

<sup>(15)</sup> Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Intel for support.

<sup>(17)</sup> Supported at a maximum clock rate of 100 MHz.



The optional power reduction techniques in Intel Arria 10 devices include:

- SmartVID—a code is programmed into each device during manufacturing that allows a smart regulator to operate the device at lower core V<sub>CC</sub> while maintaining performance
- **Programmable Power Technology**—non-critical timing paths are identified by the Intel Quartus Prime software and the logic in these paths is biased for low power instead of high performance
- **Low Static Power Options**—devices are available with either standard static power or low static power while maintaining performance

Furthermore, Intel Arria 10 devices feature Intel's industry-leading low power transceivers and include a number of hard IP blocks that not only reduce logic resources but also deliver substantial power savings compared to soft implementations. In general, hard IP blocks consume up to 90% less power than the equivalent soft logic implementations.

# **Incremental Compilation**

The Intel Quartus Prime software incremental compilation feature reduces compilation time and helps preserve performance to ease timing closure. The incremental compilation feature enables the partial reconfiguration flow for Intel Arria 10 devices.

Incremental compilation supports top-down, bottom-up, and team-based design flows. This feature facilitates modular, hierarchical, and team-based design flows where different designers compile their respective design sections in parallel. Furthermore, different designers or IP providers can develop and optimize different blocks of the design independently. These blocks can then be imported into the top level project.

# **Document Revision History for Intel Arria 10 Device Overview**

| Document<br>Version |            | Changes  |  |  |  |
|---------------------|------------|--|--|--|--|
|                     | 2018.04.09 | Updated the lowest $V_{CC}$ from 0.83 V to 0.82 V in the topic listing a summary of the device features. |  |  |  |

| Date         | Version    | Changes  |
|--------------|------------|--|
| January 2018 | 2018.01.17 | Updated the maximum data rate for HPS (Intel Arria 10 SX devices external memory interface DDR3 controller from 2,166 Mbps to 2,133 Mbps.                      |
|              |            | Updated maximum frequency supported for half rate QDRII and QDRII     + SRAM to 633 MHz in Memory Standards Supported by the Soft     Memory Controller table. |
|              |            | Updated transceiver backplane capability to 12.5 Gbps.   |
|              |            | Removed transceiver speed grade 5 in Sample Ordering Core and<br>Available Options for Intel Arria 10 GX Devices figure.                                       |
|              | ı          | continued  |