
# E·XFL

## Intel - 10AT115N2F40E2SGE2 Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

## Details

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 427200  |
| Number of Logic Elements/Cells | 1150000   |
| Total RAM Bits                 | 68857856  |
| Number of I/O                  | 600   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.87V ~ 0.93V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 100°C (TJ)  |
| Package / Case                 | 1517-BBGA, FCBGA  |
| Supplier Device Package        | 1517-FBGA (40x40)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/10at115n2f40e2sge2 |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





# Contents

|  | _              |
|--|----------------|
| Intel <sup>®</sup> Arria <sup>®</sup> 10 Device Overview |                |
| Key Advantages of Intel Arria 10 Devices                 |                |
| Summary of Intel Arria 10 Features                       |                |
| Intel Arria 10 Device Variants and Packages              |                |
| Intel Arria 10 GX  | 7              |
|  |                |
|  |                |
| I/O Vertical Migration for Intel Arria 10 Devices        |                |
| Adaptive Logic Module                                    |                |
| Variable-Precision DSP Block                             |                |
| Embedded Memory Blocks                                   |                |
|  |                |
| Embedded Memory Capacity in Intel Arria 1                | 0 Devices      |
| Embedded Memory Configurations for Single                | e-port Mode 22 |
| Clock Networks and PLL Clock Sources                     |                |
| Clock Networks   |                |
|  |                |
| FPGA General Purpose I/O                                 |                |
| External Memory Interface                                |                |
|  | 10 Devices 24  |
| PCIe Gen1, Gen2, and Gen3 Hard IP                        |                |
| Enhanced PCS Hard IP for Interlaken and 10 Gbps          | Ethernet26     |
| Interlaken Support                                       |                |
| 10 Gbps Ethernet Support                                 |                |
| Low Power Serial Transceivers                            | 27             |
| Transceiver Channels                                     |                |
| PMA Features   |                |
| PCS Features   |                |
| SoC with Hard Processor System                           |                |
| Key Advantages of 20-nm HPS                              |                |
| Features of the HPS                                      |                |
| FPGA Configuration and HPS Booting                       |                |
| Hardware and Software Development                        |                |
| Dynamic and Partial Reconfiguration                      |                |
| Dynamic Reconfiguration                                  |                |
| Partial Reconfiguration                                  |                |
| Enhanced Configuration and Configuration via Prot        | ocol           |
| SEU Error Detection and Correction                       |                |
| Power Management   |                |
| Incremental Compilation                                  |                |
| Document Revision History for Intel Arria 10 Devic       | e Overview40   |



# Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview

The Intel<sup>®</sup> Arria<sup>®</sup> 10 device family consists of high-performance and power-efficient 20 nm mid-range FPGAs and SoCs.

Intel Arria 10 device family delivers:

- Higher performance than the previous generation of mid-range and high-end FPGAs.
- Power efficiency attained through a comprehensive set of power-saving technologies.

The Intel Arria 10 devices are ideal for high performance, power-sensitive, midrange applications in diverse markets.

| Market                | Applications  |
|-----------------------|---|
| Wireless              | <ul><li>Channel and switch cards in remote radio heads</li><li>Mobile backhaul</li></ul>  |
| Wireline              | <ul> <li>40G/100G muxponders and transponders</li> <li>100G line cards</li> <li>Bridging</li> <li>Aggregation</li> </ul>            |
| Broadcast             | <ul> <li>Studio switches</li> <li>Servers and transport</li> <li>Videoconferencing</li> <li>Professional audio and video</li> </ul> |
| Computing and Storage | <ul><li>Flash cache</li><li>Cloud computing servers</li><li>Server acceleration</li></ul>   |
| Medical               | <ul><li>Diagnostic scanners</li><li>Diagnostic imaging</li></ul>  |
| Military              | <ul> <li>Missile guidance and control</li> <li>Radar</li> <li>Electronic warfare</li> <li>Secure communications</li> </ul>          |

#### Table 1. Sample Markets and Ideal Applications for Intel Arria 10 Devices

#### **Related Information**

Intel Arria 10 Device Handbook: Known Issues Lists the planned updates to the *Intel Arria 10 Device Handbook* chapters.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





| Feature                                    | Description  |         |
|--|--|---------|
| Low-power serial<br>transceivers           | <ul> <li>Continuous operating range: <ul> <li>Intel Arria 10 GX—1 Gbps to 17.4 Gbps</li> <li>Intel Arria 10 GT—1 Gbps to 25.8 Gbps</li> </ul> </li> <li>Backplane support: <ul> <li>Intel Arria 10 GX—up to 12.5</li> <li>Intel Arria 10 GT—up to 12.5</li> </ul> </li> <li>Extended range down to 125 Mbps with oversampling</li> <li>ATX transmit PLLs with user-configurable fractional synthesis capability</li> <li>Electronic Dispersion Compensation (EDC) support for XFP, SFP+, QSFP, and CFP optical module</li> <li>Adaptive linear and decision feedback equalization</li> <li>Transmitter pre-emphasis and de-emphasis</li> <li>Dynamic partial reconfiguration of individual transceiver channels</li> </ul> |         |
| HPS<br>(Intel Arria 10 SX<br>devices only) | Processor and system       • Dual-core ARM Cortex-A9 MPCore processor—1.2 GHz CPU with 1.5 GHz overdrive capability         • 256 KB on-chip RAM and 64 KB on-chip ROM         • System peripherals—general-purpose timers, watchdog timers, di memory access (DMA) controller, FPGA configuration manager, ar clock and reset managers         • Security features—anti-tamper, secure boot, Advanced Encryptior Standard (AES) and authentication (SHA)         • ARM CoreSight* JTAG debug access port, trace port, and on-chip trace storage   | nd<br>n |
|  | <ul> <li>External interfaces</li> <li>Hard memory interface—Hard memory controller (2,400 Mbps DE and 2,133 Mbps DDR3), Quad serial peripheral interface (QSPI) fl controller, NAND flash controller, direct memory access (DMA) controller, Secure Digital/MultiMediaCard (SD/MMC) controller</li> <li>Communication interface—10/100/1000 Ethernet media access control (MAC), USB On-The-GO (OTG) controllers, I<sup>2</sup>C controllers, UART 16550, serial peripheral interface (SPI), and up to 62 HPS GPIO interfaces (48 direct-share I/Os)</li> </ul>  | lash    |
|  | Interconnects to core       • High-performance ARM AMBA* AXI bus bridges that support simultaneous read and write         • HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to iss transactions to slaves in the HPS, and vice versa         • Configuration bridge that allows HPS configuration manager to configure the core logic via dedicated 32-bit configuration port         • FPGA-to-HPS SDRAM controller bridge—provides configuration interfaces for the multiport front end (MPFE) of the HPS SDRAM controller   |         |
| Configuration                              | <ul> <li>Tamper protection—comprehensive design protection to protect your valuable IP investment</li> <li>Enhanced 256-bit advanced encryption standard (AES) design security with authentication</li> <li>Configuration via protocol (CvP) using PCIe Gen1, Gen2, or Gen3</li> </ul>   |         |
|  | continue   | d       |

 $<sup>^{(2)}\,</sup>$  Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



# Table 6.Maximum Resource Counts for Intel Arria 10 GX Devices (GX 570, GX 660, GX 900, and GX 1150)

| Re                       | source                  |         | Produc    | t Line    |           |
|--------------------------|-------------------------|---------|-----------|-----------|-----------|
|                          |                         | GX 570  | GX 660    | GX 900    | GX 1150   |
| Logic Elements           | s (LE) (K)              | 570     | 660       | 900       | 1,150     |
| ALM                      |                         | 217,080 | 251,680   | 339,620   | 427,200   |
| Register                 |                         | 868,320 | 1,006,720 | 1,358,480 | 1,708,800 |
| Memory (Kb)              | M20K                    | 36,000  | 42,620    | 48,460    | 54,260    |
|                          | MLAB                    | 5,096   | 5,788     | 9,386     | 12,984    |
| Variable-precis          | sion DSP Block          | 1,523   | 1,687     | 1,518     | 1,518     |
| 18 x 19 Multip           | lier                    | 3,046   | 3,374     | 3,036     | 3,036     |
| PLL                      | Fractional<br>Synthesis | 16      | 16        | 32        | 32        |
|                          | I/O                     | 16      | 16        | 16        | 16        |
| 17.4 Gbps Trai           | nsceiver                | 48      | 48        | 96        | 96        |
| GPIO <sup>(3)</sup>      |                         | 696     | 696       | 768       | 768       |
| LVDS Pair <sup>(4)</sup> |                         | 324     | 324       | 384       | 384       |
| PCIe Hard IP E           | PCIe Hard IP Block      |         | 2         | 4         | 4         |
| Hard Memory              | Controller              | 16      | 16        | 16        | 16        |

# Package Plan

# Table 7.Package Plan for Intel Arria 10 GX Devices (U19, F27, and F29)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | U19<br>(19 mm × 19 mm,<br>484-pin UBGA) |          |      | (19 mm × 19 mm, (27 mm × 27 mm, |     |    |         |          |      |  | F29<br>mm × 29 n<br>30-pin FBG/ |  |
|--------------|---|----------|------|---------------------------------|-----|----|---------|----------|------|--|---------------------------------|--|
|              | 3 V I/O                                 | LVDS I/O | XCVR | 3 V I/O LVDS I/O XCVR           |     |    | 3 V I/O | LVDS I/O | XCVR |  |                                 |  |
| GX 160       | 48                                      | 192      | 6    | 48                              | 192 | 12 | 48      | 240      | 12   |  |                                 |  |
| GX 220       | 48                                      | 192      | 6    | 48                              | 192 | 12 | 48      | 240      | 12   |  |                                 |  |
| GX 270       | -                                       | -        | _    | 48                              | 192 | 12 | 48      | 312      | 12   |  |                                 |  |
| GX 320       | -                                       | -        | _    | 48                              | 192 | 12 | 48      | 312      | 12   |  |                                 |  |
| GX 480       | _                                       | _        | _    | _                               | _   | _  | 48      | 312      | 12   |  |                                 |  |



## **Maximum Resources**

#### Table 10. Maximum Resource Counts for Intel Arria 10 GT Devices

| Reso                         | urce                 | Produ             | ct Line           |
|------------------------------|----------------------|-------------------|-------------------|
|                              |                      | GT 900            | GT 1150           |
| Logic Elements (LE) (K)      |                      | 900               | 1,150             |
| ALM                          |                      | 339,620           | 427,200           |
| Register                     |                      | 1,358,480         | 1,708,800         |
| Memory (Kb)                  | M20K                 | 48,460            | 54,260            |
|                              | MLAB                 | 9,386             | 12,984            |
| Variable-precision DSP Block |                      | 1,518             | 1,518             |
| 18 x 19 Multiplier           |                      | 3,036             | 3,036             |
| PLL                          | Fractional Synthesis | 32                | 32                |
|                              | I/O                  | 16                | 16                |
| Transceiver                  | 17.4 Gbps            | 72 <sup>(5)</sup> | 72 <sup>(5)</sup> |
|                              | 25.8 Gbps            | 6                 | 6                 |
| GPIO <sup>(6)</sup>          |                      | 624               | 624               |
| LVDS Pair <sup>(7)</sup>     |                      | 312               | 312               |
| PCIe Hard IP Block           |                      | 4                 | 4                 |
| Hard Memory Controller       |                      | 16                | 16                |

## **Related Information**

#### Intel Arria 10 GT Channel Usage

Configuring GT/GX channels in Intel Arria 10 GT devices.

## Package Plan

## Table 11.Package Plan for Intel Arria 10 GT Devices

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | SF45<br>(45 mm × 45 mm, 1932-pin FBGA) |          |      |  |  |  |
|--------------|--|----------|------|--|--|--|
|              | 3 V I/O                                | LVDS I/O | XCVR |  |  |  |
| GT 900       | —                                      | 624      | 72   |  |  |  |
| GT 1150      | _                                      | 624      | 72   |  |  |  |

<sup>&</sup>lt;sup>(5)</sup> If all 6 GT channels are in use, 12 of the GX channels are not usable.

<sup>&</sup>lt;sup>(6)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>&</sup>lt;sup>(7)</sup> Each LVDS I/O pair can be used as differential input or output.



## **Maximum Resources**

## Table 12. Maximum Resource Counts for Intel Arria 10 SX Devices

| Reso                         | ource                   |         |         | I       | Product Line |         |         |           |
|------------------------------|-------------------------|---------|---------|---------|--------------|---------|---------|-----------|
|                              |                         | SX 160  | SX 220  | SX 270  | SX 320       | SX 480  | SX 570  | SX 660    |
| Logic Elements               | s (LE) (K)              | 160     | 220     | 270     | 320          | 480     | 570     | 660       |
| ALM                          |                         | 61,510  | 80,330  | 101,620 | 119,900      | 183,590 | 217,080 | 251,680   |
| Register                     |                         | 246,040 | 321,320 | 406,480 | 479,600      | 734,360 | 868,320 | 1,006,720 |
| Memory (Kb)                  | M20K                    | 8,800   | 11,740  | 15,000  | 17,820       | 28,620  | 36,000  | 42,620    |
|                              | MLAB                    | 1,050   | 1,690   | 2,452   | 2,727        | 4,164   | 5,096   | 5,788     |
| Variable-precision DSP Block |                         | 156     | 192     | 830     | 985          | 1,368   | 1,523   | 1,687     |
| 18 x 19 Multip               | 18 x 19 Multiplier      |         | 384     | 1,660   | 1,970        | 2,736   | 3,046   | 3,374     |
| PLL                          | Fractional<br>Synthesis | 6       | 6       | 8       | 8            | 12      | 16      | 16        |
|                              | I/O                     | 6       | 6       | 8       | 8            | 12      | 16      | 16        |
| 17.4 Gbps Tra                | nsceiver                | 12      | 12      | 24      | 24           | 36      | 48      | 48        |
| GPIO <sup>(8)</sup>          |                         | 288     | 288     | 384     | 384          | 492     | 696     | 696       |
| LVDS Pair <sup>(9)</sup>     |                         | 120     | 120     | 168     | 168          | 174     | 324     | 324       |
| PCIe Hard IP Block           |                         | 1       | 1       | 2       | 2            | 2       | 2       | 2         |
| Hard Memory Controller       |                         | 6       | 6       | 8       | 8            | 12      | 16      | 16        |
| ARM Cortex-As<br>Processor   | 9 MPCore                | Yes     | Yes     | Yes     | Yes          | Yes     | Yes     | Yes       |

## Package Plan

# Table 13.Package Plan for Intel Arria 10 SX Devices (U19, F27, F29, and F34)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | roduct Line U19<br>(19 mm × 19 mm,<br>484-pin UBGA) |             |      | F27<br>(27 mm × 27 mm,<br>672-pin FBGA) |             |      | F29<br>(29 mm × 29 mm,<br>780-pin FBGA) |             |      | F34<br>(35 mm × 35 mm,<br>1152-pin FBGA) |             |      |
|--------------|---|-------------|------|---|-------------|------|---|-------------|------|--|-------------|------|
|              | 3 V<br>I/O  | LVDS<br>I/O | XCVR | 3 V<br>I/O                              | LVDS<br>I/O | XCVR | 3 V<br>I/O                              | LVDS<br>I/O | XCVR | 3 V<br>I/O                               | LVDS<br>I/O | XCVR |
| SX 160       | 48  | 144         | 6    | 48                                      | 192         | 12   | 48                                      | 240         | 12   | _  | -           | -    |
| SX 220       | 48  | 144         | 6    | 48                                      | 192         | 12   | 48                                      | 240         | 12   | _  | -           | -    |
| SX 270       | -   | -           | _    | 48                                      | 192         | 12   | 48                                      | 312         | 12   | 48                                       | 336         | 24   |
| SX 320       | -   | -           | _    | 48                                      | 192         | 12   | 48                                      | 312         | 12   | 48                                       | 336         | 24   |
|              |   |             |      |   |             |      |   |             |      |  | conti       | nued |

<sup>&</sup>lt;sup>(8)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(9)</sup> Each LVDS I/O pair can be used as differential input or output.



| Product Line | U19<br>(19 mm × 19 mm,<br>484-pin UBGA) |             | (19 mm × 19 mm, |            |             | F27<br>nm × 27<br>2-pin FB( |            |             | F29<br>nm × 29<br>)-pin FB( |            |             | F34<br>nm × 35<br>2-pin FB |  |
|--------------|---|-------------|-----------------|------------|-------------|-----------------------------|------------|-------------|-----------------------------|------------|-------------|----------------------------|--|
|              | 3 V<br>I/O                              | LVDS<br>I/O | XCVR            | 3 V<br>I/O | LVDS<br>I/O | XCVR                        | 3 V<br>I/O | LVDS<br>I/O | XCVR                        | 3 V<br>I/O | LVDS<br>I/O | XCVR                       |  |
| SX 480       | -                                       | -           | -               | _          | -           | -                           | 48         | 312         | 12                          | 48         | 444         | 24                         |  |
| SX 570       | -                                       | -           | _               | _          | -           | -                           | _          | _           | -                           | 48         | 444         | 24                         |  |
| SX 660       | -                                       | -           | -               | -          | -           | -                           | _          | -           | -                           | 48         | 444         | 24                         |  |

## Table 14. Package Plan for Intel Arria 10 SX Devices (F35, KF40, and NF40)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | F35<br>(35 mm × 35 mm,<br>1152-pin FBGA) |          |      | KF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |     |    | (40<br>15 | nm,<br>A) |      |
|--------------|--|----------|------|---|-----|----|-----------|-----------|------|
|              | 3 V I/O                                  | LVDS I/O | XCVR | 3 V I/O LVDS I/O XCVR                     |     |    | 3 V I/O   | LVDS I/O  | XCVR |
| SX 270       | 48                                       | 336      | 24   | -   | _   | _  | -         | -         | _    |
| SX 320       | 48                                       | 336      | 24   | -   | _   | _  | _         | _         | _    |
| SX 480       | 48                                       | 348      | 36   | -   | _   | _  | -         | -         | _    |
| SX 570       | 48                                       | 348      | 36   | 96  | 600 | 36 | 48        | 540       | 48   |
| SX 660       | 48                                       | 348      | 36   | 96  | 600 | 36 | 48        | 540       | 48   |

## **Related Information**

I/O and High-Speed Differential I/O Interfaces in Intel Arria 10 Devices chapter, Intel Arria 10 Device Handbook

Provides the number of 3 V and LVDS I/Os, and LVDS channels for each Intel Arria 10 device package.



Features for floating-point arithmetic:

- A completely hardened architecture that supports multiplication, addition, subtraction, multiply-add, and multiply-subtract
- Multiplication with accumulation capability and a dynamic accumulator reset control
- Multiplication with cascade summation capability
- Multiplication with cascade subtraction capability
- Complex multiplication
- Direct vector dot product
- Systolic FIR filter

## Table 15. Variable-Precision DSP Block Configurations for Intel Arria 10 Devices

| Usage Example   | Multiplier Size (Bit)           | DSP Block Resources |
|---|---------------------------------|---------------------|
| Medium precision fixed point                            | Two 18 x 19                     | 1                   |
| High precision fixed or Single precision floating point | One 27 x 27                     | 1                   |
| Fixed point FFTs  | One 19 x 36 with external adder | 1                   |
| Very high precision fixed point                         | One 36 x 36 with external adder | 2                   |
| Double precision floating point                         | One 54 x 54 with external adder | 4                   |

## Table 16. Resources for Fixed-Point Arithmetic in Intel Arria 10 Devices

The table lists the variable-precision DSP resources by bit precision for each Intel Arria 10 device.

| Variant               | Product Line Variable-<br>precision<br>DSP Block |           |                       | put and Output<br>ons Operator | 18 x 19<br>Multiplier<br>Adder Sum | 18 x 18<br>Multiplier<br>Adder |
|-----------------------|--|-----------|-----------------------|--------------------------------|------------------------------------|--------------------------------|
|                       |  | DSP BIOCK | 18 x 19<br>Multiplier | 27 x 27<br>Multiplier          | Mode                               | Summed with<br>36 bit Input    |
| AIntel Arria 10<br>GX | GX 160   | 156       | 312                   | 156                            | 156                                | 156                            |
| GX                    | GX 220   | 192       | 384                   | 192                            | 192                                | 192                            |
|                       | GX 270   | 830       | 1,660                 | 830                            | 830                                | 830                            |
|                       | GX 320   | 984       | 1,968                 | 984                            | 984                                | 984                            |
|                       | GX 480   | 1,368     | 2,736                 | 1,368                          | 1,368                              | 1,368                          |
|                       | GX 570   | 1,523     | 3,046                 | 1,523                          | 1,523                              | 1,523                          |
|                       | GX 660   | 1,687     | 3,374                 | 1,687                          | 1,687                              | 1,687                          |
|                       | GX 900   | 1,518     | 3,036                 | 1,518                          | 1,518                              | 1,518                          |
|                       | GX 1150  | 1,518     | 3,036                 | 1,518                          | 1,518                              | 1,518                          |
| Intel Arria 10        | GT 900   | 1,518     | 3,036                 | 1,518                          | 1,518                              | 1,518                          |
| GT                    | GT 1150  | 1,518     | 3,036                 | 1,518                          | 1,518                              | 1,518                          |
| Intel Arria 10        | SX 160   | 156       | 312                   | 156                            | 156                                | 156                            |
| SX                    | SX 220   | 192       | 384                   | 192                            | 192                                | 192                            |
|                       | SX 270   | 830       | 1,660                 | 830                            | 830                                | 830                            |
|                       |  |           |                       |                                |                                    | continued                      |



# **Embedded Memory Configurations for Single-port Mode**

## Table 19. Single-port Embedded Memory Configurations for Intel Arria 10 Devices

This table lists the maximum configurations supported for single-port RAM and ROM modes.

| Memory Block | Depth (bits) | Programmable Width |
|--------------|--------------|--------------------|
| MLAB         | 32           | x16, x18, or x20   |
|              | 64 (10)      | x8, x9, x10        |
| M20K         | 512          | x40, x32           |
|              | 1К           | x20, x16           |
|              | 2К           | x10, x8            |
|              | 4К           | x5, x4             |
|              | 8К           | x2                 |
|              | 16К          | ×1                 |

# **Clock Networks and PLL Clock Sources**

The clock network architecture is based on Intel's global, regional, and peripheral clock structure. This clock structure is supported by dedicated clock input pins, fractional clock synthesis PLLs, and integer I/O PLLs.

## **Clock Networks**

The Intel Arria 10 core clock networks are capable of up to 800 MHz fabric operation across the full industrial temperature range. For the external memory interface, the clock network supports the hard memory controller with speeds up to 2,400 Mbps in a quarter-rate transfer.

To reduce power consumption, the Intel Quartus Prime software identifies all unused sections of the clock network and powers them down.

# **Fractional Synthesis and I/O PLLs**

Intel Arria 10 devices contain up to 32 fractional synthesis PLLs and up to 16 I/O PLLs that are available for both specific and general purpose uses in the core:

- Fractional synthesis PLLs—located in the column adjacent to the transceiver blocks
- I/O PLLs—located in each bank of the 48 I/Os

## **Fractional Synthesis PLLs**

You can use the fractional synthesis PLLs to:

- Reduce the number of oscillators that are required on your board
- Reduce the number of clock pins that are used in the device by synthesizing multiple clock frequencies from a single reference clock source

<sup>&</sup>lt;sup>(10)</sup> Supported through software emulation and consumes additional MLAB blocks.



The fractional synthesis PLLs support the following features:

- Reference clock frequency synthesis for transceiver CMU and Advanced Transmit (ATX) PLLs
- Clock network delay compensation
- Zero-delay buffering
- Direct transmit clocking for transceivers
- Independently configurable into two modes:
  - Conventional integer mode equivalent to the general purpose PLL
  - Enhanced fractional mode with third order delta-sigma modulation
- PLL cascading

## I/O PLLs

The integer mode I/O PLLs are located in each bank of 48 I/Os. You can use the I/O PLLs to simplify the design of external memory and high-speed LVDS interfaces.

In each I/O bank, the I/O PLLs are adjacent to the hard memory controllers and LVDS SERDES. Because these PLLs are tightly coupled with the I/Os that need to use them, it makes it easier to close timing.

You can use the I/O PLLs for general purpose applications in the core such as clock network delay compensation and zero-delay buffering.

Intel Arria 10 devices support PLL-to-PLL cascading.

# **FPGA General Purpose I/O**

Intel Arria 10 devices offer highly configurable GPIOs. Each I/O bank contains 48 general purpose I/Os and a high-efficiency hard memory controller.

The following list describes the features of the GPIOs:

- Consist of 3 V I/Os for high-voltage application and LVDS I/Os for differential signaling
  - $-\,$  Up to two 3 V I/O banks, available in some devices, that support up to 3 V I/O standards
  - LVDS I/O banks that support up to 1.8 V I/O standards
- Support a wide range of single-ended and differential I/O interfaces
- LVDS speeds up to 1.6 Gbps
- Each LVDS pair of pins has differential input and output buffers, allowing you to configure the LVDS direction for each pair.
- Programmable bus hold and weak pull-up
- Programmable differential output voltage (V<sub>OD</sub>) and programmable pre-emphasis



- Series ( $R_S$ ) and parallel ( $R_T$ ) on-chip termination (OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture

# **External Memory Interface**

Intel Arria 10 devices offer massive external memory bandwidth, with up to seven 32bit DDR4 memory interfaces running at up to 2,400 Mbps. This bandwidth provides additional ease of design, lower power, and resource efficiencies of hardened highperformance memory controllers.

The memory interface within Intel Arria 10 FPGAs and SoCs delivers the highest performance and ease of use. You can configure up to a maximum width of 144 bits when using the hard or soft memory controllers. If required, you can bypass the hard memory controller and use a soft controller implemented in the user logic.

Each I/O contains a hardened DDR read/write path (PHY) capable of performing key memory interface functionality such as read/write leveling, FIFO buffering to lower latency and improve margin, timing calibration, and on-chip termination.

The timing calibration is aided by the inclusion of hard microcontrollers based on Intel's Nios<sup>®</sup> II technology, specifically tailored to control the calibration of multiple memory interfaces. This calibration allows the Intel Arria 10 device to compensate for any changes in process, voltage, or temperature either within the Intel Arria 10 device itself, or within the external memory device. The advanced calibration algorithms ensure maximum bandwidth and robust timing margin across all operating conditions.

In addition to parallel memory interfaces, Intel Arria 10 devices support serial memory technologies such as the Hybrid Memory Cube (HMC). The HMC is supported by the Intel Arria 10 high-speed serial transceivers which connect up to four HMC links, with each link running at data rates up to 15 Gbps.

## **Related Information**

#### External Memory Interface Spec Estimator

Provides a parametric tool that allows you to find and compare the performance of the supported external memory interfaces in IntelFPGAs.

# **Memory Standards Supported by Intel Arria 10 Devices**

The I/Os are designed to provide high performance support for existing and emerging external memory standards.



### Table 20. Memory Standards Supported by the Hard Memory Controller

This table lists the overall capability of the hard memory controller. For specific details, refer to the External Memory Interface Spec Estimator and Intel Arria 10 Device Datasheet.

| Memory Standard | Rate Support | Ping Pong PHY Support | Maximum Frequency<br>(MHz) |  |
|-----------------|--------------|-----------------------|----------------------------|--|
| DDR4 SDRAM      | Quarter rate | Yes                   | 1,067                      |  |
|                 |              | _                     | 1,200                      |  |
| DDR3 SDRAM      | Half rate    | Yes                   | 533                        |  |
|                 |              | _                     | 667                        |  |
|                 | Quarter rate | Yes                   | 1,067                      |  |
|                 |              | _                     | 1,067                      |  |
| DDR3L SDRAM     | Half rate    | Yes                   | 533                        |  |
|                 |              | _                     | 667                        |  |
|                 | Quarter rate | Yes                   | 933                        |  |
|                 |              | _                     | 933                        |  |
| LPDDR3 SDRAM    | Half rate    | -                     | 533                        |  |
|                 | Quarter rate | _                     | 800                        |  |

## Table 21. Memory Standards Supported by the Soft Memory Controller

| Memory Standard             | Rate Support | Maximum Frequency<br>(MHz) |
|-----------------------------|--------------|----------------------------|
| RLDRAM 3 (11)               | Quarter rate | 1,200                      |
| QDR IV SRAM <sup>(11)</sup> | Quarter rate | 1,067                      |
| QDR II SRAM                 | Full rate    | 333                        |
|                             | Half rate    | 633                        |
| QDR II+ SRAM                | Full rate    | 333                        |
|                             | Half rate    | 633                        |
| QDR II+ Xtreme SRAM         | Full rate    | 333                        |
|                             | Half rate    | 633                        |

## Table 22. Memory Standards Supported by the HPS Hard Memory Controller

The hard processor system (HPS) is available in Intel Arria 10 SoC devices only.

| Memory Standard | Rate Support | Maximum Frequency<br>(MHz) |
|-----------------|--------------|----------------------------|
| DDR4 SDRAM      | Half rate    | 1,200                      |
| DDR3 SDRAM      | Half rate    | 1,067                      |
| DDR3L SDRAM     | Half rate    | 933                        |

<sup>&</sup>lt;sup>(11)</sup> Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



## **Related Information**

#### Intel Arria 10 Device Datasheet

Lists the memory interface performance according to memory interface standards, rank or chip select configurations, and Intel Arria 10 device speed grades.

# PCIe Gen1, Gen2, and Gen3 Hard IP

Intel Arria 10 devices contain PCIe hard IP that is designed for performance and ease-of-use:

- Includes all layers of the PCIe stack—transaction, data link and physical layers.
- Supports PCIe Gen3, Gen2, and Gen1 Endpoint and Root Port in x1, x2, x4, or x8 lane configuration.
- Operates independently from the core logic—optional configuration via protocol (CvP) allows the PCIe link to power up and complete link training in less than 100 ms while the Intel Arria 10 device completes loading the programming file for the rest of the FPGA.
- Provides added functionality that makes it easier to support emerging features such as Single Root I/O Virtualization (SR-IOV) and optional protocol extensions.
- Provides improved end-to-end datapath protection using ECC.
- Supports FPGA configuration via protocol (CvP) using PCIe at Gen3, Gen2, or Gen1 speed.

#### **Related Information**

PCS Features on page 30

# **Enhanced PCS Hard IP for Interlaken and 10 Gbps Ethernet**

## **Interlaken Support**

The Intel Arria 10 enhanced PCS hard IP provides integrated Interlaken PCS supporting rates up to 25.8 Gbps per lane.

The Interlaken PCS is based on the proven functionality of the PCS developed for Intel's previous generation FPGAs, which demonstrated interoperability with Interlaken ASSP vendors and third-party IP suppliers. The Interlaken PCS is present in every transceiver channel in Intel Arria 10 devices.

#### **Related Information**

PCS Features on page 30

## **10 Gbps Ethernet Support**

The Intel Arria 10 enhanced PCS hard IP supports 10GBASE-R PCS compliant with IEEE 802.3 10 Gbps Ethernet (10GbE). The integrated hard IP support for 10GbE and the 10 Gbps transceivers save external PHY cost, board space, and system power.



The scalable hard IP supports multiple independent 10GbE ports while using a single PLL for all the 10GBASE-R PCS instantiations, which saves on core logic resources and clock networks:

- Simplifies multiport 10GbE systems compared to XAUI interfaces that require an external XAUI-to-10G PHY.
- Incorporates Electronic Dispersion Compensation (EDC), which enables direct connection to standard 10 Gbps XFP and SFP+ pluggable optical modules.
- Supports backplane Ethernet applications and includes a hard 10GBASE-KR Forward Error Correction (FEC) circuit that you can use for 10 Gbps and 40 Gbps applications.

The 10 Gbps Ethernet PCS hard IP and 10GBASE-KR FEC are present in every transceiver channel.

## **Related Information**

PCS Features on page 30

# **Low Power Serial Transceivers**

Intel Arria 10 FPGAs and SoCs include lowest power transceivers that deliver high bandwidth, throughput and low latency.

Intel Arria 10 devices deliver the industry's lowest power consumption per transceiver channel:

- 12.5 Gbps transceivers at as low as 242 mW
- 10 Gbps transceivers at as low as 168 mW
- 6 Gbps transceivers at as low as 117 mW

Intel Arria 10 transceivers support various data rates according to application:

- Chip-to-chip and chip-to-module applications—from 1 Gbps up to 25.8 Gbps
- Long reach and backplane applications—from 1 Gbps up to 12.5 with advanced adaptive equalization
- Critical power sensitive applications—from 1 Gbps up to 11.3 Gbps using lower power modes

The combination of 20 nm process technology and architectural advances provide the following benefits:

- Significant reduction in die area and power consumption
- Increase of up to two times in transceiver I/O density compared to previous generation devices while maintaining optimal signal integrity
- Up to 72 total transceiver channels—you can configure up to 6 of these channels to run as fast as 25.8 Gbps
- All channels feature continuous data rate support up to the maximum rated speed



## Figure 7. Device Chip Overview for Intel Arria 10 GX and GT Devices



Figure 8. Device Chip Overview for Intel Arria 10 SX Devices



## **PMA Features**

Intel Arria 10 transceivers provide exceptional signal integrity at data rates up to 25.8 Gbps. Clocking options include ultra-low jitter ATX PLLs (LC tank based), clock multiplier unit (CMU) PLLs, and fractional PLLs.



| PCS           | Description  |
|---------------|--|
| Standard PCS  | <ul> <li>Operates at a data rate up to 12 Gbps</li> <li>Supports protocols such as PCI-Express, CPRI 4.2+, GigE, IEEE 1588 in Hard PCS</li> <li>Implements other protocols using Basic/Custom (Standard PCS) transceiver configuration rules.</li> </ul>   |
| Enhanced PCS  | <ul> <li>Performs functions common to most serial data industry standards, such as word alignment, encoding/decoding, and framing, before data is sent or received off-chip through the PMA</li> <li>Handles data transfer to and from the FPGA fabric</li> <li>Handles data transfer internally to and from the PMA</li> <li>Provides frequency compensation</li> <li>Performs channel bonding for multi-channel low skew applications</li> </ul> |
| PCIe Gen3 PCS | <ul> <li>Supports the seamless switching of Data and Clock between the Gen1, Gen2, and Gen3 data rates</li> <li>Provides support for PIPE 3.0 features</li> <li>Supports the PIPE interface with the Hard IP enabled, as well as with the Hard IP bypassed</li> </ul>  |

#### **Related Information**

- PCIe Gen1, Gen2, and Gen3 Hard IP on page 26
- Interlaken Support on page 26
- 10 Gbps Ethernet Support on page 26

## **PCS Protocol Support**

This table lists some of the protocols supported by the Intel Arria 10 transceiver PCS. For more information about the blocks in the transmitter and receiver data paths, refer to the related information.

| Protocol  | Data Rate<br>(Gbps) | Transceiver IP              | PCS Support                       |
|---|---------------------|-----------------------------|-----------------------------------|
| PCIe Gen3 x1, x2, x4, x8                        | 8.0                 | Native PHY (PIPE)           | Standard PCS and PCIe<br>Gen3 PCS |
| PCIe Gen2 x1, x2, x4, x8                        | 5.0                 | Native PHY (PIPE)           | Standard PCS                      |
| PCIe Gen1 x1, x2, x4, x8                        | 2.5                 | Native PHY (PIPE)           | Standard PCS                      |
| 1000BASE-X Gigabit Ethernet                     | 1.25                | Native PHY                  | Standard PCS                      |
| 1000BASE-X Gigabit Ethernet with<br>IEEE 1588v2 | 1.25                | Native PHY                  | Standard PCS                      |
| 10GBASE-R                                       | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-R with IEEE 1588v2                      | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-R with KR FEC                           | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-KR and 1000BASE-X                       | 10.3125             | 1G/10GbE and 10GBASE-KR PHY | Standard PCS and<br>Enhanced PCS  |
| Interlaken (CEI-6G/11G)                         | 3.125 to 17.4       | Native PHY                  | Enhanced PCS                      |
| SFI-S/SFI-5.2                                   | 11.2                | Native PHY                  | Enhanced PCS                      |
| 10G SDI   | 10.692              | Native PHY                  | Enhanced PCS                      |
|   |                     |                             | continued                         |



| Protocol             | Data Rate<br>(Gbps)              | Transceiver IP | PCS Support  |
|----------------------|----------------------------------|----------------|--------------|
| CPRI 6.0 (64B/66B)   | 0.6144 to<br>10.1376             | Native PHY     | Enhanced PCS |
| CPRI 4.2 (8B/10B)    | 0.6144 to<br>9.8304              | Native PHY     | Standard PCS |
| OBSAI RP3 v4.2       | 0.6144 to 6.144                  | Native PHY     | Standard PCS |
| SD-SDI/HD-SDI/3G-SDI | 0.143 <sup>(12)</sup> to<br>2.97 | Native PHY     | Standard PCS |

## **Related Information**

## Intel Arria 10 Transceiver PHY User Guide

Provides more information about the supported transceiver protocols and PHY IP, the PMA architecture, and the standard, enhanced, and PCIe Gen3 PCS architecture.

# SoC with Hard Processor System

Each SoC device combines an FPGA fabric and a hard processor system (HPS) in a single device. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP in these ways:

- Reduces board space, system power, and bill of materials cost by eliminating a discrete embedded processor
- Allows you to differentiate the end product in both hardware and software, and to support virtually any interface standard
- Extends the product life and revenue through in-field hardware and software updates

<sup>&</sup>lt;sup>(12)</sup> The 0.143 Gbps data rate is supported using oversampling of user logic that you must implement in the FPGA fabric.



## Figure 9. HPS Block Diagram

This figure shows a block diagram of the HPS with the dual ARM Cortex-A9 MPCore processor.



# Key Advantages of 20-nm HPS

The 20-nm HPS strikes a balance between enabling maximum software compatibility with 28-nm SoCs while still improving upon the 28-nm HPS architecture. These improvements address the requirements of the next generation target markets such as wireless and wireline communications, compute and storage equipment, broadcast and military in terms of performance, memory bandwidth, connectivity via backplane and security.



# **Features of the HPS**

The HPS has the following features:

- 1.2-GHz, dual-core ARM Cortex-A9 MPCore processor with up to 1.5-GHz via overdrive
  - ARMv7-A architecture that runs 32-bit ARM instructions, 16-bit and 32-bit Thumb instructions, and 8-bit Java byte codes in Jazelle style
  - Superscalar, variable length, out-of-order pipeline with dynamic branch prediction
  - Instruction Efficiency 2.5 MIPS/MHz, which provides total performance of 7500 MIPS at 1.5 GHz
- Each processor core includes:
  - 32 KB of L1 instruction cache, 32 KB of L1 data cache
  - Single- and double-precision floating-point unit and NEON media engine
  - CoreSight debug and trace technology
  - Snoop Control Unit (SCU) and Acceleration Coherency Port (ACP)
- 512 KB of shared L2 cache
- 256 KB of scratch RAM
- Hard memory controller with support for DDR3, DDR4 and optional error correction code (ECC) support
- Multiport Front End (MPFE) Scheduler interface to the hard memory controller
- 8-channel direct memory access (DMA) controller
- QSPI flash controller with SIO, DIO, QIO SPI Flash support
- NAND flash controller (ONFI 1.0 or later) with DMA and ECC support, updated to support 8 and 16-bit Flash devices and new command DMA to offload CPU for fast power down recovery
- Updated SD/SDIO/MMC controller to eMMC 4.5 with DMA with CE-ATA digital command support
- 3 10/100/1000 Ethernet media access control (MAC) with DMA
- 2 USB On-the-Go (OTG) controllers with DMA
- 5 I<sup>2</sup>C controllers (3 can be used by EMAC for MIO to external PHY)
- 2 UART 16550 Compatible controllers
- 4 serial peripheral interfaces (SPI) (2 Master, 2 Slaves)
- 62 programmable general-purpose I/Os, which includes 48 direct share I/Os that allows the HPS peripherals to connect directly to the FPGA I/Os
- 7 general-purpose timers
- 4 watchdog timers
- Anti-tamper, Secure Boot, Encryption (AES) and Authentication (SHA)



| Scheme   | Data<br>Width              | Max Clock<br>Rate<br>(MHz) | Max Data<br>Rate<br>(Mbps)<br>(13) | Decompression | Design<br>Security <sup>(1</sup><br>4) | Partial<br>Reconfiguration<br>(15) | Remote<br>System<br>Update |
|--|----------------------------|----------------------------|------------------------------------|---------------|--|------------------------------------|----------------------------|
| Fast passive   | 8 bits                     | 100                        | 3200                               | Yes           | Yes                                    | Yes <sup>(17)</sup>                | PFL IP                     |
| parallel (FPP) —<br>through CPLD or<br>external —<br>microcontroller | 16 bits                    | ]                          |                                    | Yes           | Yes                                    | -                                  | core                       |
|  | 32 bits                    | ]                          |                                    | Yes           | Yes                                    |                                    |                            |
| Configuration via  | 16 bits                    | 100                        | 3200                               | Yes           | Yes                                    | Yes <sup>(17)</sup>                | _                          |
| HPS  | 32 bits                    |                            |                                    | Yes           | Yes                                    |                                    |                            |
| Configuration via<br>Protocol [CvP<br>(PCIe*)]                       | x1, x2,<br>x4, x8<br>lanes | -                          | 8000                               | Yes           | Yes                                    | Yes <sup>(16)</sup>                | _                          |

You can configure Intel Arria 10 devices through PCIe using Configuration via Protocol (CvP). The Intel Arria 10 CvP implementation conforms to the PCIe 100 ms power-up-to-active time requirement.

# **SEU Error Detection and Correction**

Intel Arria 10 devices offer robust and easy-to-use single-event upset (SEU) error detection and correction circuitry.

The detection and correction circuitry includes protection for Configuration RAM (CRAM) programming bits and user memories. The CRAM is protected by a continuously running CRC error detection circuit with integrated ECC that automatically corrects one or two errors and detects higher order multi-bit errors. When more than two errors occur, correction is available through reloading of the core programming file, providing a complete design refresh while the FPGA continues to operate.

The physical layout of the Intel Arria 10 CRAM array is optimized to make the majority of multi-bit upsets appear as independent single-bit or double-bit errors which are automatically corrected by the integrated CRAM ECC circuitry. In addition to the CRAM protection, the M20K memory blocks also include integrated ECC circuitry and are layout-optimized for error detection and correction. The MLAB does not have ECC.

# **Power Management**

Intel Arria 10 devices leverage the advanced 20 nm process technology, a low 0.9 V core power supply, an enhanced core architecture, and several optional power reduction techniques to reduce total power consumption by as much as 40% compared to Arria V devices and as much as 60% compared to Stratix V devices.

<sup>&</sup>lt;sup>(13)</sup> Enabling either compression or design security features affects the maximum data rate. Refer to the Intel Arria 10 Device Datasheet for more information.

<sup>&</sup>lt;sup>(14)</sup> Encryption and compression cannot be used simultaneously.

<sup>&</sup>lt;sup>(15)</sup> Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Intel for support.

<sup>&</sup>lt;sup>(17)</sup> Supported at a maximum clock rate of 100 MHz.