



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 217080  |
| Number of Logic Elements/Cells | 570000  |
| Total RAM Bits                 | 42082304  |
| Number of I/O                  | 396   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.87V ~ 0.93V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 100°C (TJ)  |
| Package / Case                 | 1152-BBGA, FCBGA  |
| Supplier Device Package        | 1152-FCBGA (35x35)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/10ax057k4f35e3lg">https://www.e-xfl.com/product-detail/intel/10ax057k4f35e3lg</a> |



## Intel® Arria® 10 Device Overview

The Intel® Arria® 10 device family consists of high-performance and power-efficient 20 nm mid-range FPGAs and SoCs.

Intel Arria 10 device family delivers:

- Higher performance than the previous generation of mid-range and high-end FPGAs.
- Power efficiency attained through a comprehensive set of power-saving technologies.

The Intel Arria 10 devices are ideal for high performance, power-sensitive, midrange applications in diverse markets.

**Table 1. Sample Markets and Ideal Applications for Intel Arria 10 Devices**

| Market                | Applications  |
|-----------------------|---|
| Wireless              | <ul style="list-style-type: none"> <li>• Channel and switch cards in remote radio heads</li> <li>• Mobile backhaul</li> </ul>   |
| Wireline              | <ul style="list-style-type: none"> <li>• 40G/100G muxponders and transponders</li> <li>• 100G line cards</li> <li>• Bridging</li> <li>• Aggregation</li> </ul>            |
| Broadcast             | <ul style="list-style-type: none"> <li>• Studio switches</li> <li>• Servers and transport</li> <li>• Videoconferencing</li> <li>• Professional audio and video</li> </ul> |
| Computing and Storage | <ul style="list-style-type: none"> <li>• Flash cache</li> <li>• Cloud computing servers</li> <li>• Server acceleration</li> </ul>   |
| Medical               | <ul style="list-style-type: none"> <li>• Diagnostic scanners</li> <li>• Diagnostic imaging</li> </ul>   |
| Military              | <ul style="list-style-type: none"> <li>• Missile guidance and control</li> <li>• Radar</li> <li>• Electronic warfare</li> <li>• Secure communications</li> </ul>          |

### Related Information

#### Intel Arria 10 Device Handbook: Known Issues

Lists the planned updates to the *Intel Arria 10 Device Handbook* chapters.



## Key Advantages of Intel Arria 10 Devices

**Table 2. Key Advantages of the Intel Arria 10 Device Family**

| Advantage  | Supporting Feature  |
|--|---|
| Enhanced core architecture   | <ul style="list-style-type: none"><li>Built on TSMC's 20 nm process technology</li><li>60% higher performance than the previous generation of mid-range FPGAs</li><li>15% higher performance than the fastest previous-generation FPGA</li></ul>  |
| High-bandwidth integrated transceivers   | <ul style="list-style-type: none"><li>Short-reach rates up to 25.8 Gigabits per second (Gbps)</li><li>Backplane capability up to 12.5 Gbps</li><li>Integrated 10GBASE-KR and 40GBASE-KR4 Forward Error Correction (FEC)</li></ul>   |
| Improved logic integration and hard IP blocks  | <ul style="list-style-type: none"><li>8-input adaptive logic module (ALM)</li><li>Up to 65.6 megabits (Mb) of embedded memory</li><li>Variable-precision digital signal processing (DSP) blocks</li><li>Fractional synthesis phase-locked loops (PLLs)</li><li>Hard PCI Express Gen3 IP blocks</li><li>Hard memory controllers and PHY up to 2,400 Megabits per second (Mbps)</li></ul> |
| Second generation hard processor system (HPS) with integrated ARM* Cortex*-A9* MPCore* processor | <ul style="list-style-type: none"><li>Tight integration of a dual-core ARM Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Intel Arria 10 system-on-a-chip (SoC)</li><li>Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric</li></ul>  |
| Advanced power savings   | <ul style="list-style-type: none"><li>Comprehensive set of advanced power saving features</li><li>Power-optimized MultiTrack routing and core architecture</li><li>Up to 40% lower power compared to previous generation of mid-range FPGAs</li><li>Up to 60% lower power compared to previous generation of high-end FPGAs</li></ul>   |

## Summary of Intel Arria 10 Features

**Table 3. Summary of Features for Intel Arria 10 Devices**

| Feature                      | Description   |
|------------------------------|---|
| Technology                   | <ul style="list-style-type: none"><li>TSMC's 20-nm SoC process technology</li><li>Allows operation at a lower <math>V_{CC}</math> level of 0.82 V instead of the 0.9 V standard <math>V_{CC}</math> core voltage</li></ul>  |
| Packaging                    | <ul style="list-style-type: none"><li>1.0 mm ball-pitch FINELINE BGA packaging</li><li>0.8 mm ball-pitch Ultra FINELINE BGA packaging</li><li>Multiple devices with identical package footprints for seamless migration between different FPGA densities</li><li>Devices with compatible package footprints allow migration to next generation high-end Stratix® 10 devices</li><li>RoHS, leaded<sup>(1)</sup>, and lead-free (Pb-free) options</li></ul> |
| High-performance FPGA fabric | <ul style="list-style-type: none"><li>Enhanced 8-input ALM with four registers</li><li>Improved multi-track routing architecture to reduce congestion and improve compilation time</li><li>Hierarchical core clocking architecture</li><li>Fine-grained partial reconfiguration</li></ul>   |
| Internal memory blocks       | <ul style="list-style-type: none"><li>M20K—20-Kb memory blocks with hard error correction code (ECC)</li><li>Memory logic array block (MLAB)—640-bit memory</li></ul>   |
| continued...                 |   |

(1) Contact Intel for availability.



| Feature                                 | Description   |  |
|---|---|--|
| Low-power serial transceivers           | <ul style="list-style-type: none"><li>Continuous operating range:<ul style="list-style-type: none"><li>Intel Arria 10 GX—1 Gbps to 17.4 Gbps</li><li>Intel Arria 10 GT—1 Gbps to 25.8 Gbps</li></ul></li><li>Backplane support:<ul style="list-style-type: none"><li>Intel Arria 10 GX—up to 12.5</li><li>Intel Arria 10 GT—up to 12.5</li></ul></li><li>Extended range down to 125 Mbps with oversampling</li><li>ATX transmit PLLs with user-configurable fractional synthesis capability</li><li>Electronic Dispersion Compensation (EDC) support for XFP, SFP+, QSFP, and CFP optical module</li><li>Adaptive linear and decision feedback equalization</li><li>Transmitter pre-emphasis and de-emphasis</li><li>Dynamic partial reconfiguration of individual transceiver channels</li></ul> |  |
| HPS<br>(Intel Arria 10 SX devices only) | Processor and system  | <ul style="list-style-type: none"><li>Dual-core ARM Cortex-A9 MPCore processor—1.2 GHz CPU with 1.5 GHz overdrive capability</li><li>256 KB on-chip RAM and 64 KB on-chip ROM</li><li>System peripherals—general-purpose timers, watchdog timers, direct memory access (DMA) controller, FPGA configuration manager, and clock and reset managers</li><li>Security features—anti-tamper, secure boot, Advanced Encryption Standard (AES) and authentication (SHA)</li><li>ARM CoreSight* JTAG debug access port, trace port, and on-chip trace storage</li></ul>   |
|   | External interfaces   | <ul style="list-style-type: none"><li>Hard memory interface—Hard memory controller (2,400 Mbps DDR4, and 2,133 Mbps DDR3), Quad serial peripheral interface (QSPI) flash controller, NAND flash controller, direct memory access (DMA) controller, Secure Digital/MultiMediaCard (SD/MMC) controller</li><li>Communication interface— 10/100/1000 Ethernet media access control (MAC), USB On-The-Go (OTG) controllers, I<sup>2</sup>C controllers, UART 16550, serial peripheral interface (SPI), and up to 62 HPS GPIO interfaces (48 direct-share I/Os)</li></ul>   |
|   | Interconnects to core   | <ul style="list-style-type: none"><li>High-performance ARM AMBA* AXI bus bridges that support simultaneous read and write</li><li>HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to issue transactions to slaves in the HPS, and vice versa</li><li>Configuration bridge that allows HPS configuration manager to configure the core logic via dedicated 32-bit configuration port</li><li>FPGA-to-HPS SDRAM controller bridge—provides configuration interfaces for the multiport front end (MPFE) of the HPS SDRAM controller</li></ul> |
| Configuration                           | <ul style="list-style-type: none"><li>Tamper protection—comprehensive design protection to protect your valuable IP investments</li><li>Enhanced 256-bit advanced encryption standard (AES) design security with authentication</li><li>Configuration via protocol (CvP) using PCIe Gen1, Gen2, or Gen3</li></ul>   |  |
| continued...                            |   |  |

<sup>(2)</sup> Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



| Feature            | Description   |
|--------------------|---|
|                    | <ul style="list-style-type: none"><li>Dynamic reconfiguration of the transceivers and PLLs</li><li>Fine-grained partial reconfiguration of the core fabric</li><li>Active Serial x4 Interface</li></ul>   |
| Power management   | <ul style="list-style-type: none"><li>SmartVID</li><li>Low static power device options</li><li>Programmable Power Technology</li><li>Intel Quartus Prime integrated power analysis</li></ul>  |
| Software and tools | <ul style="list-style-type: none"><li>Intel Quartus Prime design suite</li><li>Transceiver toolkit</li><li>Platform Designer system integration tool</li><li>DSP Builder for Intel FPGAs</li><li>OpenCL™ support</li><li>Intel SoC FPGA Embedded Design Suite (EDS)</li></ul> |

### Related Information

#### [Intel Arria 10 Transceiver PHY Overview](#)

Provides details on Intel Arria 10 transceivers.

## Intel Arria 10 Device Variants and Packages

**Table 4. Device Variants for the Intel Arria 10 Device Family**

| Variant           | Description   |
|-------------------|---|
| Intel Arria 10 GX | FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.  |
| Intel Arria 10 GT | FPGA featuring: <ul style="list-style-type: none"><li>17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.</li><li>25.8 Gbps transceivers for supporting CAUI-4 and CEI-25G applications with CFP2 and CFP4 modules.</li></ul> |
| Intel Arria 10 SX | SoC integrating ARM-based HPS and FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.  |

## Intel Arria 10 GX

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

### Related Information

#### [Intel FPGA Product Selector](#)

Provides the latest information on Intel products.



## Available Options

Figure 1. Sample Ordering Code and Available Options for Intel Arria 10 GX Devices



## Related Information

### Transceiver Performance for Intel Arria 10 GX/SX Devices

Provides more information about the transceiver speed grade.



## Maximum Resources

**Table 5. Maximum Resource Counts for Intel Arria 10 GX Devices (GX 160, GX 220, GX 270, GX 320, and GX 480)**

| Resource                     |                      | Product Line |         |         |         |         |
|------------------------------|----------------------|--------------|---------|---------|---------|---------|
|                              |                      | GX 160       | GX 220  | GX 270  | GX 320  | GX 480  |
| Logic Elements (LE) (K)      |                      | 160          | 220     | 270     | 320     | 480     |
| ALM                          |                      | 61,510       | 80,330  | 101,620 | 119,900 | 183,590 |
| Register                     |                      | 246,040      | 321,320 | 406,480 | 479,600 | 734,360 |
| Memory (Kb)                  | M20K                 | 8,800        | 11,740  | 15,000  | 17,820  | 28,620  |
|                              | MLAB                 | 1,050        | 1,690   | 2,452   | 2,727   | 4,164   |
| Variable-precision DSP Block |                      | 156          | 192     | 830     | 985     | 1,368   |
| 18 x 19 Multiplier           |                      | 312          | 384     | 1,660   | 1,970   | 2,736   |
| PLL                          | Fractional Synthesis | 6            | 6       | 8       | 8       | 12      |
|                              | I/O                  | 6            | 6       | 8       | 8       | 12      |
| 17.4 Gbps Transceiver        |                      | 12           | 12      | 24      | 24      | 36      |
| GPIO <sup>(3)</sup>          |                      | 288          | 288     | 384     | 384     | 492     |
| LVDS Pair <sup>(4)</sup>     |                      | 120          | 120     | 168     | 168     | 222     |
| PCIe Hard IP Block           |                      | 1            | 1       | 2       | 2       | 2       |
| Hard Memory Controller       |                      | 6            | 6       | 8       | 8       | 12      |

<sup>(3)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(4)</sup> Each LVDS I/O pair can be used as differential input or output.



**Table 6. Maximum Resource Counts for Intel Arria 10 GX Devices (GX 570, GX 660, GX 900, and GX 1150)**

| Resource                     |                      | Product Line |           |           |           |
|------------------------------|----------------------|--------------|-----------|-----------|-----------|
|                              |                      | GX 570       | GX 660    | GX 900    | GX 1150   |
| Logic Elements (LE) (K)      |                      | 570          | 660       | 900       | 1,150     |
| ALM                          |                      | 217,080      | 251,680   | 339,620   | 427,200   |
| Register                     |                      | 868,320      | 1,006,720 | 1,358,480 | 1,708,800 |
| Memory (Kb)                  | M20K                 | 36,000       | 42,620    | 48,460    | 54,260    |
|                              | MLAB                 | 5,096        | 5,788     | 9,386     | 12,984    |
| Variable-precision DSP Block |                      | 1,523        | 1,687     | 1,518     | 1,518     |
| 18 x 19 Multiplier           |                      | 3,046        | 3,374     | 3,036     | 3,036     |
| PLL                          | Fractional Synthesis | 16           | 16        | 32        | 32        |
|                              | I/O                  | 16           | 16        | 16        | 16        |
| 17.4 Gbps Transceiver        |                      | 48           | 48        | 96        | 96        |
| GPIO <sup>(3)</sup>          |                      | 696          | 696       | 768       | 768       |
| LVDS Pair <sup>(4)</sup>     |                      | 324          | 324       | 384       | 384       |
| PCIe Hard IP Block           |                      | 2            | 2         | 4         | 4         |
| Hard Memory Controller       |                      | 16           | 16        | 16        | 16        |

## Package Plan

**Table 7. Package Plan for Intel Arria 10 GX Devices (U19, F27, and F29)**

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | U19<br>(19 mm × 19 mm,<br>484-pin UBGA) |          |      | F27<br>(27 mm × 27 mm,<br>672-pin FBGA) |          |      | F29<br>(29 mm × 29 mm,<br>780-pin FBGA) |          |      |
|--------------|---|----------|------|---|----------|------|---|----------|------|
|              | 3 V I/O                                 | LVDS I/O | XCVR | 3 V I/O                                 | LVDS I/O | XCVR | 3 V I/O                                 | LVDS I/O | XCVR |
| GX 160       | 48                                      | 192      | 6    | 48                                      | 192      | 12   | 48                                      | 240      | 12   |
| GX 220       | 48                                      | 192      | 6    | 48                                      | 192      | 12   | 48                                      | 240      | 12   |
| GX 270       | —                                       | —        | —    | 48                                      | 192      | 12   | 48                                      | 312      | 12   |
| GX 320       | —                                       | —        | —    | 48                                      | 192      | 12   | 48                                      | 312      | 12   |
| GX 480       | —                                       | —        | —    | —                                       | —        | —    | 48                                      | 312      | 12   |





### Related Information

I/O and High-Speed Differential I/O Interfaces in Intel Arria 10 Devices chapter, Intel Arria 10 Device Handbook

Provides the number of 3 V and LVDS I/Os, and LVDS channels for each Intel Arria 10 device package.

## Intel Arria 10 SX

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

### Related Information

Intel FPGA Product Selector

Provides the latest information on Intel products.

## Available Options

**Figure 3. Sample Ordering Code and Available Options for Intel Arria 10 SX Devices**



### Related Information

Transceiver Performance for Intel Arria 10 GX/SX Devices

Provides more information about the transceiver speed grade.



## Maximum Resources

**Table 12. Maximum Resource Counts for Intel Arria 10 SX Devices**

| Resource                       |                      | Product Line |         |         |         |         |         |           |
|--------------------------------|----------------------|--------------|---------|---------|---------|---------|---------|-----------|
|                                |                      | SX 160       | SX 220  | SX 270  | SX 320  | SX 480  | SX 570  | SX 660    |
| Logic Elements (LE) (K)        |                      | 160          | 220     | 270     | 320     | 480     | 570     | 660       |
| ALM                            |                      | 61,510       | 80,330  | 101,620 | 119,900 | 183,590 | 217,080 | 251,680   |
| Register                       |                      | 246,040      | 321,320 | 406,480 | 479,600 | 734,360 | 868,320 | 1,006,720 |
| Memory (Kb)                    | M20K                 | 8,800        | 11,740  | 15,000  | 17,820  | 28,620  | 36,000  | 42,620    |
|                                | MLAB                 | 1,050        | 1,690   | 2,452   | 2,727   | 4,164   | 5,096   | 5,788     |
| Variable-precision DSP Block   |                      | 156          | 192     | 830     | 985     | 1,368   | 1,523   | 1,687     |
| 18 x 19 Multiplier             |                      | 312          | 384     | 1,660   | 1,970   | 2,736   | 3,046   | 3,374     |
| PLL                            | Fractional Synthesis | 6            | 6       | 8       | 8       | 12      | 16      | 16        |
|                                | I/O                  | 6            | 6       | 8       | 8       | 12      | 16      | 16        |
| 17.4 Gbps Transceiver          |                      | 12           | 12      | 24      | 24      | 36      | 48      | 48        |
| GPIO <sup>(8)</sup>            |                      | 288          | 288     | 384     | 384     | 492     | 696     | 696       |
| LVDS Pair <sup>(9)</sup>       |                      | 120          | 120     | 168     | 168     | 174     | 324     | 324       |
| PCIe Hard IP Block             |                      | 1            | 1       | 2       | 2       | 2       | 2       | 2         |
| Hard Memory Controller         |                      | 6            | 6       | 8       | 8       | 12      | 16      | 16        |
| ARM Cortex-A9 MPCore Processor |                      | Yes          | Yes     | Yes     | Yes     | Yes     | Yes     | Yes       |

## Package Plan

**Table 13. Package Plan for Intel Arria 10 SX Devices (U19, F27, F29, and F34)**

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | U19<br>(19 mm × 19 mm,<br>484-pin UBGGA) |             |      | F27<br>(27 mm × 27 mm,<br>672-pin FBGA) |             |      | F29<br>(29 mm × 29 mm,<br>780-pin FBGA) |             |      | F34<br>(35 mm × 35 mm,<br>1152-pin FBGA) |             |      |
|--------------|--|-------------|------|---|-------------|------|---|-------------|------|--|-------------|------|
|              | 3 V<br>I/O                               | LVDS<br>I/O | XCVR | 3 V<br>I/O                              | LVDS<br>I/O | XCVR | 3 V<br>I/O                              | LVDS<br>I/O | XCVR | 3 V<br>I/O                               | LVDS<br>I/O | XCVR |
| SX 160       | 48                                       | 144         | 6    | 48                                      | 192         | 12   | 48                                      | 240         | 12   | —  | —           | —    |
| SX 220       | 48                                       | 144         | 6    | 48                                      | 192         | 12   | 48                                      | 240         | 12   | —  | —           | —    |
| SX 270       | —  | —           | —    | 48                                      | 192         | 12   | 48                                      | 312         | 12   | 48                                       | 336         | 24   |
| SX 320       | —  | —           | —    | 48                                      | 192         | 12   | 48                                      | 312         | 12   | 48                                       | 336         | 24   |
| continued... |  |             |      |   |             |      |   |             |      |  |             |      |

<sup>(8)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(9)</sup> Each LVDS I/O pair can be used as differential input or output.

## Embedded Memory Configurations for Single-port Mode

**Table 19. Single-port Embedded Memory Configurations for Intel Arria 10 Devices**

This table lists the maximum configurations supported for single-port RAM and ROM modes.

| Memory Block | Depth (bits)       | Programmable Width |
|--------------|--------------------|--------------------|
| MLAB         | 32                 | x16, x18, or x20   |
|              | 64 <sup>(10)</sup> | x8, x9, x10        |
| M20K         | 512                | x40, x32           |
|              | 1K                 | x20, x16           |
|              | 2K                 | x10, x8            |
|              | 4K                 | x5, x4             |
|              | 8K                 | x2                 |
|              | 16K                | x1                 |

## Clock Networks and PLL Clock Sources

The clock network architecture is based on Intel's global, regional, and peripheral clock structure. This clock structure is supported by dedicated clock input pins, fractional clock synthesis PLLs, and integer I/O PLLs.

### Clock Networks

The Intel Arria 10 core clock networks are capable of up to 800 MHz fabric operation across the full industrial temperature range. For the external memory interface, the clock network supports the hard memory controller with speeds up to 2,400 Mbps in a quarter-rate transfer.

To reduce power consumption, the Intel Quartus Prime software identifies all unused sections of the clock network and powers them down.

### Fractional Synthesis and I/O PLLs

Intel Arria 10 devices contain up to 32 fractional synthesis PLLs and up to 16 I/O PLLs that are available for both specific and general purpose uses in the core:

- Fractional synthesis PLLs—located in the column adjacent to the transceiver blocks
- I/O PLLs—located in each bank of the 48 I/Os

### Fractional Synthesis PLLs

You can use the fractional synthesis PLLs to:

- Reduce the number of oscillators that are required on your board
- Reduce the number of clock pins that are used in the device by synthesizing multiple clock frequencies from a single reference clock source

---

<sup>(10)</sup> Supported through software emulation and consumes additional MLAB blocks.



### **Related Information**

#### [Intel Arria 10 Device Datasheet](#)

Lists the memory interface performance according to memory interface standards, rank or chip select configurations, and Intel Arria 10 device speed grades.

## **PCIe Gen1, Gen2, and Gen3 Hard IP**

Intel Arria 10 devices contain PCIe hard IP that is designed for performance and ease-of-use:

- Includes all layers of the PCIe stack—transaction, data link and physical layers.
- Supports PCIe Gen3, Gen2, and Gen1 Endpoint and Root Port in x1, x2, x4, or x8 lane configuration.
- Operates independently from the core logic—optional configuration via protocol (CvP) allows the PCIe link to power up and complete link training in less than 100 ms while the Intel Arria 10 device completes loading the programming file for the rest of the FPGA.
- Provides added functionality that makes it easier to support emerging features such as Single Root I/O Virtualization (SR-IOV) and optional protocol extensions.
- Provides improved end-to-end datapath protection using ECC.
- Supports FPGA configuration via protocol (CvP) using PCIe at Gen3, Gen2, or Gen1 speed.

### **Related Information**

[PCS Features](#) on page 30

## **Enhanced PCS Hard IP for Interlaken and 10 Gbps Ethernet**

### **Interlaken Support**

The Intel Arria 10 enhanced PCS hard IP provides integrated Interlaken PCS supporting rates up to 25.8 Gbps per lane.

The Interlaken PCS is based on the proven functionality of the PCS developed for Intel's previous generation FPGAs, which demonstrated interoperability with Interlaken ASSP vendors and third-party IP suppliers. The Interlaken PCS is present in every transceiver channel in Intel Arria 10 devices.

### **Related Information**

[PCS Features](#) on page 30

### **10 Gbps Ethernet Support**

The Intel Arria 10 enhanced PCS hard IP supports 10GBASE-R PCS compliant with IEEE 802.3 10 Gbps Ethernet (10GbE). The integrated hard IP support for 10GbE and the 10 Gbps transceivers save external PHY cost, board space, and system power.



The scalable hard IP supports multiple independent 10GbE ports while using a single PLL for all the 10GBASE-R PCS instantiations, which saves on core logic resources and clock networks:

- Simplifies multiport 10GbE systems compared to XAUI interfaces that require an external XAUI-to-10G PHY.
- Incorporates Electronic Dispersion Compensation (EDC), which enables direct connection to standard 10 Gbps XFP and SFP+ pluggable optical modules.
- Supports backplane Ethernet applications and includes a hard 10GBASE-KR Forward Error Correction (FEC) circuit that you can use for 10 Gbps and 40 Gbps applications.

The 10 Gbps Ethernet PCS hard IP and 10GBASE-KR FEC are present in every transceiver channel.

#### **Related Information**

[PCS Features](#) on page 30

## **Low Power Serial Transceivers**

Intel Arria 10 FPGAs and SoCs include lowest power transceivers that deliver high bandwidth, throughput and low latency.

Intel Arria 10 devices deliver the industry's lowest power consumption per transceiver channel:

- 12.5 Gbps transceivers at as low as 242 mW
- 10 Gbps transceivers at as low as 168 mW
- 6 Gbps transceivers at as low as 117 mW

Intel Arria 10 transceivers support various data rates according to application:

- Chip-to-chip and chip-to-module applications—from 1 Gbps up to 25.8 Gbps
- Long reach and backplane applications—from 1 Gbps up to 12.5 with advanced adaptive equalization
- Critical power sensitive applications—from 1 Gbps up to 11.3 Gbps using lower power modes

The combination of 20 nm process technology and architectural advances provide the following benefits:

- Significant reduction in die area and power consumption
- Increase of up to two times in transceiver I/O density compared to previous generation devices while maintaining optimal signal integrity
- Up to 72 total transceiver channels—you can configure up to 6 of these channels to run as fast as 25.8 Gbps
- All channels feature continuous data rate support up to the maximum rated speed



| PCS           | Description  |
|---------------|--|
| Standard PCS  | <ul style="list-style-type: none"> <li>Operates at a data rate up to 12 Gbps</li> <li>Supports protocols such as PCI-Express, CPRI 4.2+, GigE, IEEE 1588 in Hard PCS</li> <li>Implements other protocols using Basic/Custom (Standard PCS) transceiver configuration rules.</li> </ul>   |
| Enhanced PCS  | <ul style="list-style-type: none"> <li>Performs functions common to most serial data industry standards, such as word alignment, encoding/decoding, and framing, before data is sent or received off-chip through the PMA</li> <li>Handles data transfer to and from the FPGA fabric</li> <li>Handles data transfer internally to and from the PMA</li> <li>Provides frequency compensation</li> <li>Performs channel bonding for multi-channel low skew applications</li> </ul> |
| PCIe Gen3 PCS | <ul style="list-style-type: none"> <li>Supports the seamless switching of Data and Clock between the Gen1, Gen2, and Gen3 data rates</li> <li>Provides support for PIPE 3.0 features</li> <li>Supports the PIPE interface with the Hard IP enabled, as well as with the Hard IP bypassed</li> </ul>  |

### Related Information

- [PCIe Gen1, Gen2, and Gen3 Hard IP](#) on page 26
- [Interlaken Support](#) on page 26
- [10 Gbps Ethernet Support](#) on page 26

## PCS Protocol Support

This table lists some of the protocols supported by the Intel Arria 10 transceiver PCS. For more information about the blocks in the transmitter and receiver data paths, refer to the related information.

| Protocol                                     | Data Rate (Gbps) | Transceiver IP              | PCS Support                    |
|--|------------------|-----------------------------|--------------------------------|
| PCIe Gen3 x1, x2, x4, x8                     | 8.0              | Native PHY (PIPE)           | Standard PCS and PCIe Gen3 PCS |
| PCIe Gen2 x1, x2, x4, x8                     | 5.0              | Native PHY (PIPE)           | Standard PCS                   |
| PCIe Gen1 x1, x2, x4, x8                     | 2.5              | Native PHY (PIPE)           | Standard PCS                   |
| 1000BASE-X Gigabit Ethernet                  | 1.25             | Native PHY                  | Standard PCS                   |
| 1000BASE-X Gigabit Ethernet with IEEE 1588v2 | 1.25             | Native PHY                  | Standard PCS                   |
| 10GBASE-R                                    | 10.3125          | Native PHY                  | Enhanced PCS                   |
| 10GBASE-R with IEEE 1588v2                   | 10.3125          | Native PHY                  | Enhanced PCS                   |
| 10GBASE-R with KR FEC                        | 10.3125          | Native PHY                  | Enhanced PCS                   |
| 10GBASE-KR and 1000BASE-X                    | 10.3125          | 1G/10GbE and 10GBASE-KR PHY | Standard PCS and Enhanced PCS  |
| Interlaken (CEI-6G/11G)                      | 3.125 to 17.4    | Native PHY                  | Enhanced PCS                   |
| SFI-S/SFI-5.2                                | 11.2             | Native PHY                  | Enhanced PCS                   |
| 10G SDI                                      | 10.692           | Native PHY                  | Enhanced PCS                   |
| continued...                                 |                  |                             |                                |



| Protocol             | Data Rate (Gbps)              | Transceiver IP | PCS Support  |
|----------------------|-------------------------------|----------------|--------------|
| CPRI 6.0 (64B/66B)   | 0.6144 to 10.1376             | Native PHY     | Enhanced PCS |
| CPRI 4.2 (8B/10B)    | 0.6144 to 9.8304              | Native PHY     | Standard PCS |
| OBSAI RP3 v4.2       | 0.6144 to 6.144               | Native PHY     | Standard PCS |
| SD-SDI/HD-SDI/3G-SDI | 0.143 <sup>(12)</sup> to 2.97 | Native PHY     | Standard PCS |

### Related Information

#### [Intel Arria 10 Transceiver PHY User Guide](#)

Provides more information about the supported transceiver protocols and PHY IP, the PMA architecture, and the standard, enhanced, and PCIe Gen3 PCS architecture.

## SoC with Hard Processor System

Each SoC device combines an FPGA fabric and a hard processor system (HPS) in a single device. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP in these ways:

- Reduces board space, system power, and bill of materials cost by eliminating a discrete embedded processor
- Allows you to differentiate the end product in both hardware and software, and to support virtually any interface standard
- Extends the product life and revenue through in-field hardware and software updates

---

<sup>(12)</sup> The 0.143 Gbps data rate is supported using oversampling of user logic that you must implement in the FPGA fabric.

**Figure 9. HPS Block Diagram**

This figure shows a block diagram of the HPS with the dual ARM Cortex-A9 MPCore processor.



## Key Advantages of 20-nm HPS

The 20-nm HPS strikes a balance between enabling maximum software compatibility with 28-nm SoCs while still improving upon the 28-nm HPS architecture. These improvements address the requirements of the next generation target markets such as wireless and wireline communications, compute and storage equipment, broadcast and military in terms of performance, memory bandwidth, connectivity via backplane and security.





**Table 24. Improvements in 20 nm HPS**

This table lists the key improvements of the 20 nm HPS compared to the 28 nm HPS.

| Advantages/<br>Improvements                           | Description   |
|---|---|
| Increased performance and overdrive capability        | While the nominal processor frequency is 1.2 GHz, the 20 nm HPS offers an “overdrive” feature which enables a higher processor operating frequency. This requires a higher supply voltage value that is unique to the HPS and may require a separate regulator.   |
| Increased processor memory bandwidth and DDR4 support | Up to 64-bit DDR4 memory at 2,400 Mbps support is available for the processor. The hard memory controller for the HPS comprises a multi-port front end that manages connections to a single port memory controller. The multi-port front end allows logic core and the HPS to share ports and thereby the available bandwidth of the memory controller.   |
| Flexible I/O sharing                                  | An advanced I/O pin muxing scheme allows improved sharing of I/O between the HPS and the core logic. The following types of I/O are available for SoC: <ul style="list-style-type: none"><li>• 17 dedicated I/Os—physically located inside the HPS block and are not accessible to logic within the core. The 17 dedicated I/Os are used for HPS clock, resets, and interfacing with boot devices, QSPI, and SD/MMC.</li><li>• 48 direct shared I/O—located closest to the HPS block and are ideal for high speed HPS peripherals such as EMAC, USB, and others. There is one bank of 48 I/Os that supports direct sharing where the 48 I/Os can be shared 12 I/Os at a time.</li><li>• Standard (shared) I/O—all standard I/Os can be shared by the HPS peripherals and any logic within the core. For designs where more than 48 I/Os are required to fully use all the peripherals in the HPS, these I/Os can be connected through the core logic.</li></ul> |
| EMAC core   | Three EMAC cores are available in the HPS. The EMAC cores enable an application to support two redundant Ethernet connections; for example, backplane, or two EMAC cores for managing IEEE 1588 time stamp information while allowing a third EMAC core for debug and configuration. All three EMACs can potentially share the same time stamps, simplifying the 1588 time stamping implementation. A new serial time stamp interface allows core logic to access and read the time stamp values. The integrated EMAC controllers can be connected to external Ethernet PHY through the provided MDIO or I <sup>2</sup> C interface.  |
| On-chip memory  | The on-chip memory is updated to 256 KB support and can support larger data sets and real time algorithms.  |
| ECC enhancements                                      | Improvements in L2 Cache ECC management allow identification of errors down to the address level. ECC enhancements also enable improved error injection and status reporting via the introduction of new memory mapped access to syndrome and data signals.   |
| HPS to FPGA Interconnect Backbone                     | Although the HPS and the Logic Core can operate independently, they are tightly coupled via a high-bandwidth system interconnect built from high-performance ARM AMBA AXI bus bridges. IP bus masters in the FPGA fabric have access to HPS bus slaves via the FPGA-to-HPS interconnect. Similarly, HPS bus masters have access to bus slaves in the core fabric via the HPS-to-FPGA bridge. Both bridges are AMBA AXI-3 compliant and support simultaneous read and write transactions. Up to three masters within the core fabric can share the HPS SDRAM controller with the processor. Additionally, the processor can be used to configure the core fabric under program control via a dedicated 32-bit configuration port.  |
| FPGA configuration and HPS booting                    | The FPGA fabric and HPS in the SoCs are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power.<br>You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility.  |
| Security  | New security features have been introduced for anti-tamper management, secure boot, encryption (AES), and authentication (SHA).   |



Instead of placing all device functions in the FPGA fabric, you can store some functions that do not run simultaneously in external memory and load them only when required. This capability increases the effective logic density of the device, and lowers cost and power consumption.

In the Intel solution, you do not have to worry about intricate device architecture to perform a partial reconfiguration. The partial reconfiguration capability is built into the Intel Quartus Prime design software, making such time-intensive task simple.

Intel Arria 10 devices support partial reconfiguration in the following configuration options:

- Using an internal host:
  - All supported configuration modes where the FPGA has access to external memory devices such as serial and parallel flash memory.
  - Configuration via Protocol [CvP (PCIe)]
- Using an external host—passive serial (PS), fast passive parallel (FPP) x8, FPP x16, and FPP x32 I/O interface.

## Enhanced Configuration and Configuration via Protocol

**Table 25. Configuration Schemes and Features of Intel Arria 10 Devices**

Intel Arria 10 devices support 1.8 V programming voltage and several configuration schemes.

| Scheme   | Data Width    | Max Clock Rate (MHz) | Max Data Rate (Mbps) <sup>(13)</sup> | Decompression | Design Security <sup>(14)</sup> | Partial Reconfiguration <sup>(15)</sup> | Remote System Update                |
|--|---------------|----------------------|--------------------------------------|---------------|---------------------------------|---|-------------------------------------|
| JTAG   | 1 bit         | 33                   | 33                                   | —             | —                               | Yes <sup>(16)</sup>                     | —                                   |
| Active Serial (AS) through the EPCQ-L configuration device   | 1 bit, 4 bits | 100                  | 400                                  | Yes           | Yes                             | Yes <sup>(16)</sup>                     | Yes                                 |
| Passive serial (PS) through CPLD or external microcontroller | 1 bit         | 100                  | 100                                  | Yes           | Yes                             | Yes <sup>(16)</sup>                     | Parallel Flash Loader (PFL) IP core |

*continued...*

<sup>(13)</sup> Enabling either compression or design security features affects the maximum data rate. Refer to the Intel Arria 10 Device Datasheet for more information.

<sup>(14)</sup> Encryption and compression cannot be used simultaneously.

<sup>(15)</sup> Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Intel for support.

<sup>(16)</sup> Partial configuration can be performed only when it is configured as internal host.



The optional power reduction techniques in Intel Arria 10 devices include:

- **SmartVID**—a code is programmed into each device during manufacturing that allows a smart regulator to operate the device at lower core  $V_{CC}$  while maintaining performance
- **Programmable Power Technology**—non-critical timing paths are identified by the Intel Quartus Prime software and the logic in these paths is biased for low power instead of high performance
- **Low Static Power Options**—devices are available with either standard static power or low static power while maintaining performance

Furthermore, Intel Arria 10 devices feature Intel's industry-leading low power transceivers and include a number of hard IP blocks that not only reduce logic resources but also deliver substantial power savings compared to soft implementations. In general, hard IP blocks consume up to 90% less power than the equivalent soft logic implementations.

## Incremental Compilation

The Intel Quartus Prime software incremental compilation feature reduces compilation time and helps preserve performance to ease timing closure. The incremental compilation feature enables the partial reconfiguration flow for Intel Arria 10 devices.

Incremental compilation supports top-down, bottom-up, and team-based design flows. This feature facilitates modular, hierarchical, and team-based design flows where different designers compile their respective design sections in parallel. Furthermore, different designers or IP providers can develop and optimize different blocks of the design independently. These blocks can then be imported into the top level project.

## Document Revision History for Intel Arria 10 Device Overview

| Document Version | Changes  |
|------------------|--|
| 2018.04.09       | Updated the lowest $V_{CC}$ from 0.83 V to 0.82 V in the topic listing a summary of the device features. |

| Date         | Version    | Changes   |
|--------------|------------|---|
| January 2018 | 2018.01.17 | <ul style="list-style-type: none"><li>• Updated the maximum data rate for HPS (Intel Arria 10 SX devices external memory interface DDR3 controller from 2,166 Mbps to 2,133 Mbps.</li><li>• Updated maximum frequency supported for half rate QDR II and QDR II + SRAM to 633 MHz in <i>Memory Standards Supported by the Soft Memory Controller</i> table.</li><li>• Updated transceiver backplane capability to 12.5 Gbps.</li><li>• Removed transceiver speed grade 5 in <i>Sample Ordering Core and Available Options for Intel Arria 10 GX Devices</i> figure.</li></ul> |
| continued... |            |   |



| Date           | Version    | Changes   |
|----------------|------------|---|
| December 2015  | 2015.12.14 | <ul style="list-style-type: none"> <li>Updated the number of M20K memory blocks for Arria 10 GX 660 from 2133 to 2131 and corrected the total RAM bit from 48,448 Kb to 48,408 Kb.</li> <li>Corrected the number of DSP blocks for Arria 10 GX 660 from 1688 to 1687 in the table listing floating-point arithmetic resources.</li> </ul>   |
| November 2015  | 2015.11.02 | <ul style="list-style-type: none"> <li>Updated the maximum resources for Arria 10 GX 220, GX 320, GX 480, GX 660, SX 220, SX 320, SX 480, and SX 660.</li> <li>Updated resource count for Arria 10 GX 320, GX 480, GX 660, SX 320, SX 480, a SX 660 devices in <b>Number of Multipliers in Intel Arria 10 Devices</b> table.</li> <li>Updated the available options for Arria 10 GX, GT, and SX.</li> <li>Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li> </ul>  |
| June 2015      | 2015.06.15 | Corrected label for Intel Arria 10 GT product lines in the vertical migration figure.   |
| May 2015       | 2015.05.15 | Corrected the DDR3 half rate and quarter rate maximum frequencies in the table that lists the memory standards supported by the Intel Arria 10 hard memory controller.  |
| May 2015       | 2015.05.04 | <ul style="list-style-type: none"> <li>Added support for 13.5G JESD204b in the Summary of Features table.</li> <li>Added a link to Arria 10 GT Channel Usage in the Arria 10 GT Package Plan topic.</li> <li>Added a note to the table, Maximum Resource Counts for Arria 10 GT devices.</li> <li>Updated the power requirements of the transceivers in the Low Power Serial Transceivers topic.</li> </ul>   |
| January 2015   | 2015.01.23 | <ul style="list-style-type: none"> <li>Added floating point arithmetic features in the Summary of Features table.</li> <li>Updated the total embedded memory from 38.38 megabits (Mb) to 65.6 Mb.</li> <li>Updated the table that lists the memory standards supported by Intel Arria 10 devices.</li> <li>Removed support for DDR3U, LPDDR3 SDRAM, RLD RAM 2, and DDR2.</li> <li>Moved RLD RAM 3 support from hard memory controller to soft memory controller. RLD RAM 3 support uses hard PHY with soft memory controller.</li> <li>Added soft memory controller support for QDR IV.</li> <li>Updated the maximum resource count table to include the number of hard memory controllers available in each device variant.</li> <li>Updated the transceiver PCS data rate from 12.5 Gbps to 12 Gbps.</li> <li>Updated the max clock rate of PS, FPP x8, FPP x16, and Configuration via HPS from 125 MHz to 100 MHz.</li> <li>Added a feature for fractional synthesis PLLs: PLL cascading.</li> <li>Updated the HPS programmable general-purpose I/Os from 54 to 62.</li> </ul> |
| September 2014 | 2014.09.30 | <ul style="list-style-type: none"> <li>Corrected the 3 V I/O and LVDS I/O counts for F35 and F36 packages of Arria 10 GX.</li> <li>Corrected the 3 V I/O, LVDS I/O, and transceiver counts for the NF40 package of the Arria GX 570 and 660.</li> <li>Removed 3 V I/O, LVDS I/O, and transceiver counts for the NF40 package of the Arria GX 900 and 1150. The NF40 package is not available for Arria 10 GX 900 and 1150.</li> </ul>   |
| continued...   |            |   |



| Date          | Version    | Changes  |
|---------------|------------|--|
| August 2014   | 2014.08.18 | <ul style="list-style-type: none"> <li>Updated Memory (Kb) M20K maximum resources for Arria 10 GX 660 devices from 42,660 to 42,620.</li> <li>Added GPIO columns consisting of LVDS I/O Bank and 3V I/O Bank in the Package Plan table.</li> <li>Added how to use memory interface clock frequency higher than 533 MHz in the I/O vertical migration.</li> <li>Added information to clarify that RLDRAM3 support uses hard PHY with soft memory controller.</li> <li>Added variable precision DSP blocks support for floating-point arithmetic.</li> </ul> |
| June 2014     | 2014.06.19 | Updated number of dedicated I/Os in the HPS block to 17.   |
| February 2014 | 2014.02.21 | Updated transceiver speed grade options for GT devices in Figure 2.  |
| February 2014 | 2014.02.06 | Updated data rate for Arria 10 GT devices from 28.1 Gbps to 28.3 Gbps.   |
| December 2013 | 2013.12.10 | <ul style="list-style-type: none"> <li>Updated the HPS memory standards support from LPDDR2 to LPDDR3.</li> <li>Updated HPS block diagram to include dedicated HPS I/O and FPGA Configuration blocks as well as repositioned SD/SDIO/MMC, DMA, SPI and NAND Flash with ECC blocks .</li> </ul>   |
| December 2013 | 2013.12.02 | Initial release.   |