



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Discontinued at Digi-Key |
| Number of LABs/CLBs | 250540 |
| Number of Logic Elements/Cells | 660000 |
| Total RAM Bits | 49610752 |
| Number of I/O | 492 |
| Number of Gates | - |
| Voltage - Supply | 0.87V ~ 0.98V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 1152-BBGA, FCBGA |
| Supplier Device Package | 1152-FCBGA (35x35) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/10ax066h1f34i1sg |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Contents

| Inte | I [®] Arria [®] 10 Device Overview | 3 |
|------|--|------|
| | Key Advantages of Intel Arria 10 Devices | 4 |
| | Summary of Intel Arria 10 Features | |
| | Intel Arria 10 Device Variants and Packages | 7 |
| | Intel Arria 10 GX | 7 |
| | Intel Arria 10 GT | . 11 |
| | Intel Arria 10 SX | . 14 |
| | I/O Vertical Migration for Intel Arria 10 Devices | . 17 |
| | Adaptive Logic Module | |
| | Variable-Precision DSP Block | . 18 |
| | Embedded Memory Blocks | . 20 |
| | Types of Embedded Memory | 21 |
| | Embedded Memory Capacity in Intel Arria 10 Devices | 21 |
| | Embedded Memory Configurations for Single-port Mode | |
| | Clock Networks and PLL Clock Sources | . 22 |
| | Clock Networks | |
| | Fractional Synthesis and I/O PLLs | |
| | FPGA General Purpose I/O | |
| | External Memory Interface | |
| | Memory Standards Supported by Intel Arria 10 Devices | |
| | PCIe Gen1, Gen2, and Gen3 Hard IP | |
| | Enhanced PCS Hard IP for Interlaken and 10 Gbps Ethernet | |
| | Interlaken Support | |
| | 10 Gbps Ethernet Support | |
| | Low Power Serial Transceivers | |
| | Transceiver Channels | |
| | PMA Features | |
| | PCS Features | |
| | SoC with Hard Processor System | |
| | Key Advantages of 20-nm HPS | |
| | Features of the HPS | |
| | FPGA Configuration and HPS Booting | 37 |
| | Hardware and Software Development | |
| | Dynamic and Partial Reconfiguration | |
| | Dynamic Reconfiguration | |
| | Partial Reconfiguration | |
| | Enhanced Configuration and Configuration via Protocol | |
| | SEU Error Detection and Correction | |
| | Power Management | |
| | Incremental Compilation | |
| | Document Revision History for Intel Arria 10 Device Overview | 40 |



Key Advantages of Intel Arria 10 Devices

Table 2. Key Advantages of the Intel Arria 10 Device Family

| Advantage | Supporting Feature |
|---|---|
| Enhanced core architecture | Built on TSMC's 20 nm process technology 60% higher performance than the previous generation of mid-range FPGAs 15% higher performance than the fastest previous-generation FPGA |
| High-bandwidth integrated transceivers | Short-reach rates up to 25.8 Gigabits per second (Gbps) Backplane capability up to 12.5 Gbps Integrated 10GBASE-KR and 40GBASE-KR4 Forward Error Correction (FEC) |
| Improved logic integration and hard IP blocks | 8-input adaptive logic module (ALM) Up to 65.6 megabits (Mb) of embedded memory Variable-precision digital signal processing (DSP) blocks Fractional synthesis phase-locked loops (PLLs) Hard PCI Express Gen3 IP blocks Hard memory controllers and PHY up to 2,400 Megabits per second (Mbps) |
| Second generation hard processor system (HPS) with integrated ARM* Cortex*-A9* MPCore* processor | Tight integration of a dual-core ARM Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Intel Arria 10 system-on-a-chip (SoC) Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric |
| Advanced power savings | Comprehensive set of advanced power saving features Power-optimized MultiTrack routing and core architecture Up to 40% lower power compared to previous generation of mid-range FPGAs Up to 60% lower power compared to previous generation of high-end FPGAs |

Summary of Intel Arria 10 Features

Table 3. Summary of Features for Intel Arria 10 Devices

| Feature | Description |
|---------------------------------|---|
| Technology | TSMC's 20-nm SoC process technology Allows operation at a lower V _{CC} level of 0.82 V instead of the 0.9 V standard V _{CC} core voltage |
| Packaging | 1.0 mm ball-pitch Fineline BGA packaging 0.8 mm ball-pitch Ultra Fineline BGA packaging Multiple devices with identical package footprints for seamless migration between different FPGA densities Devices with compatible package footprints allow migration to next generation high-end Stratix® 10 devices RoHS, leaded⁽¹⁾, and lead-free (Pb-free) options |
| High-performance FPGA fabric | Enhanced 8-input ALM with four registers Improved multi-track routing architecture to reduce congestion and improve compilation time Hierarchical core clocking architecture Fine-grained partial reconfiguration |
| Internal memory blocks | M20K—20-Kb memory blocks with hard error correction code (ECC) Memory logic array block (MLAB)—640-bit memory |
| | continued |

⁽¹⁾ Contact Intel for availability.



| Feature | | Description | | | | |
|--------------------------------------|---|--|--|--|--|--|
| Embedded Hard IP blocks | Variable-precision DSP | Native support for signal processing precision levels from 18 x 19 to 54 x 54 Native support for 27 x 27 multiplier mode 64-bit accumulator and cascade for systolic finite impulse responses (FIRs) Internal coefficient memory banks Preadder/subtractor for improved efficiency Additional pipeline register to increase performance and reduce power Supports floating point arithmetic: Perform multiplication, addition, subtraction, multiply-add, multiply-subtract, and complex multiplication. Supports multiplication with accumulation capability, cascade summation, and cascade subtraction capability. Dynamic accumulator reset control. Support direct vector dot and complex multiplication chaining multiply floating point DSP blocks. | | | | |
| | Memory controller | DDR4, DDR3, and DDR3L | | | | |
| | PCI Express* | PCI Express (PCIe*) Gen3 (x1, x2, x4, or x8), Gen2 (x1, x2, x4, or x8) and Gen1 (x1, x2, x4, or x8) hard IP with complete protocol stack, endpoint, and root port | | | | |
| | Transceiver I/O | 10GBASE-KR/40GBASE-KR4 Forward Error Correction (FEC) PCS hard IPs that support: | | | | |
| Core clock networks | 667 MHz externa 800 MHz LVDS in Global, regional, and | c clocking, depending on the application: I memory interface clocking with 2,400 Mbps DDR4 interface terface clocking with 1,600 Mbps LVDS interface I peripheral clock networks are not used can be gated to reduce dynamic power | | | | |
| Phase-locked loops (PLLs) | Support integer r Fractional mode s Integer PLLs: Adjacent to gene | rnthesis, clock delay compensation, and zero delay buffering (ZDB) mode and fractional mode support with third-order delta-sigma modulation | | | | |
| FPGA General-purpose I/Os (GPIOs) | On-chip termination | ry pair can be configured as receiver or transmitter (OCT) -ended LVTTL/LVCMOS interfacing | | | | |
| External Memory Interface | Hard memory controller— DDR4, DDR3, and DDR3L support DDR4—speeds up to 1,200 MHz/2,400 Mbps DDR3—speeds up to 1,067 MHz/2,133 Mbps Soft memory controller—provides support for RLDRAM 3 ⁽²⁾ , QDR IV ⁽²⁾ , and QDR II+ continued continued | | | | | |



| Feature | Description | | | | | | |
|--|--|--|--|--|--|--|--|
| Low-power serial transceivers | - Intel Arria 10 GT- Backplane support: - Intel Arria 10 GX- Intel Arria 10 GT- Extended range dow ATX transmit PLLs w Electronic Dispersion module Adaptive linear and of | K─1 Gbps to 17.4 GbpsF─1 Gbps to 25.8 GbpsK─up to 12.5 | | | | | |
| HPS (Intel Arria 10 SX devices only) | Processor and system | Dual-core ARM Cortex-A9 MPCore processor—1.2 GHz CPU with 1.5 GHz overdrive capability 256 KB on-chip RAM and 64 KB on-chip ROM System peripherals—general-purpose timers, watchdog timers, direct memory access (DMA) controller, FPGA configuration manager, and clock and reset managers Security features—anti-tamper, secure boot, Advanced Encryption Standard (AES) and authentication (SHA) ARM CoreSight* JTAG debug access port, trace port, and on-chip trace storage | | | | | |
| | External interfaces | Hard memory interface—Hard memory controller (2,400 Mbps DDR4, and 2,133 Mbps DDR3), Quad serial peripheral interface (QSPI) flash controller, NAND flash controller, direct memory access (DMA) controller, Secure Digital/MultiMediaCard (SD/MMC) controller Communication interface— 10/100/1000 Ethernet media access control (MAC), USB On-The-GO (OTG) controllers, I²C controllers, UART 16550, serial peripheral interface (SPI), and up to 62 HPS GPIO interfaces (48 direct-share I/Os) | | | | | |
| | Interconnects to core | High-performance ARM AMBA* AXI bus bridges that support simultaneous read and write HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to issue transactions to slaves in the HPS, and vice versa Configuration bridge that allows HPS configuration manager to configure the core logic via dedicated 32-bit configuration port FPGA-to-HPS SDRAM controller bridge—provides configuration interfaces for the multiport front end (MPFE) of the HPS SDRAM controller | | | | | |
| Configuration | Enhanced 256-bit ad | comprehensive design protection to protect your valuable IP investments dvanced encryption standard (AES) design security with authentication obtocol (CvP) using PCIe Gen1, Gen2, or Gen3 | | | | | |
| | | continued | | | | | |

 $^{^{(2)}}$ Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



| Feature | Description |
|--------------------|--|
| | Dynamic reconfiguration of the transceivers and PLLs Fine-grained partial reconfiguration of the core fabric Active Serial x4 Interface |
| Power management | SmartVID Low static power device options Programmable Power Technology Intel Quartus Prime integrated power analysis |
| Software and tools | Intel Quartus Prime design suite Transceiver toolkit Platform Designer system integration tool DSP Builder for Intel FPGAs OpenCL™ support Intel SoC FPGA Embedded Design Suite (EDS) |

Related Information

Intel Arria 10 Transceiver PHY Overview

Provides details on Intel Arria 10 transceivers.

Intel Arria 10 Device Variants and Packages

Table 4. **Device Variants for the Intel Arria 10 Device Family**

| Variant | Description |
|-------------------|---|
| Intel Arria 10 GX | FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability. |
| Intel Arria 10 GT | FPGA featuring: 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability. 25.8 Gbps transceivers for supporting CAUI-4 and CEI-25G applications with CFP2 and CFP4 modules. |
| Intel Arria 10 SX | SoC integrating ARM-based HPS and FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability. |

Intel Arria 10 GX

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

Related Information

Intel FPGA Product Selector

Provides the latest information on Intel products.



Available Options

Figure 2. Sample Ordering Code and Available Options for Intel Arria 10 GT Devices





I/O Vertical Migration for Intel Arria 10 Devices

Figure 4. Migration Capability Across Intel Arria 10 Product Lines

- The arrows indicate the migration paths. The devices included in each vertical migration path are shaded. Devices with fewer resources in the same path have lighter shades.
- To achieve the full I/O migration across product lines in the same migration path, restrict I/Os and transceivers usage to match the product line with the lowest I/O and transceiver counts.
- An LVDS I/O bank in the source device may be mapped to a 3 V I/O bank in the target device. To use
 memory interface clock frequency higher than 533 MHz, assign external memory interface pins only to
 banks that are LVDS I/O in both devices.
- There may be nominal 0.15 mm package height difference between some product lines in the same package type.
- Some migration paths are not shown in the Intel Quartus Prime software Pin Migration View.

| Variant | Product | | Package | | | | | | | | | |
|---------------------|---------|----------|----------|----------|----------|----------|----------|----------|------|------|----------|----------|
| Varialit | Line | U19 | F27 | F29 | F34 | F35 | KF40 | NF40 | RF40 | NF45 | SF45 | UF45 |
| | GX 160 | 1 | 1 | 1 | | | | | | | | |
| | GX 220 | + | | | | | | | | | | |
| | GX 270 | | | | 1 | 1 | | | | | | |
| | GX 320 | | V | | | | | | | | | |
| Intel® Arria® 10 GX | GX 480 | | | V | | | | | | | | |
| | GX 570 | | | | | | 1 | 1 | | | | |
| | GX 660 | | | | | V | \ | | | | | |
| | GX 900 | | | | | | | | 1 | 1 | | 1 |
| | GX 1150 | | | | V | | | + | + | + | | + |
| Intel Arria 10 GT | GT 900 | | | | | | | | | | | |
| intel Afria 10 G1 | GT 1150 | | | | | | | | | | V | |
| | SX 160 | 1 | 1 | 1 | | | | | | | | |
| | SX 220 | + | | | | | | | | | | |
| | SX 270 | | | | 1 | † | | | | | | |
| Intel Arria 10 SX | SX 320 | | V | | | | | | | | | |
| | SX 480 | | | V | | | | | | | | |
| | SX 570 | | | | | | † | † | | | | |
| | SX 660 | | | | V | | | | | | | |

Note:

To verify the pin migration compatibility, use the **Pin Migration View** window in the Intel Quartus Prime software Pin Planner.

Adaptive Logic Module

Intel Arria 10 devices use a 20 nm ALM as the basic building block of the logic fabric.

The ALM architecture is the same as the previous generation FPGAs, allowing for efficient implementation of logic functions and easy conversion of IP between the device generations.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than the traditional two-register per LUT architecture.



Features for floating-point arithmetic:

- A completely hardened architecture that supports multiplication, addition, subtraction, multiply-add, and multiply-subtract
- Multiplication with accumulation capability and a dynamic accumulator reset control
- Multiplication with cascade summation capability
- Multiplication with cascade subtraction capability
- Complex multiplication
- Direct vector dot product
- Systolic FIR filter

Table 15. Variable-Precision DSP Block Configurations for Intel Arria 10 Devices

| Usage Example | Multiplier Size (Bit) | DSP Block Resources |
|---|---------------------------------|---------------------|
| Medium precision fixed point | Two 18 x 19 | 1 |
| High precision fixed or Single precision floating point | One 27 x 27 | 1 |
| Fixed point FFTs | One 19 x 36 with external adder | 1 |
| Very high precision fixed point | One 36 x 36 with external adder | 2 |
| Double precision floating point | One 54 x 54 with external adder | 4 |

Table 16. Resources for Fixed-Point Arithmetic in Intel Arria 10 Devices

The table lists the variable-precision DSP resources by bit precision for each Intel Arria 10 device.

| Variant | Product Line | Variable- precision DSP Block | | nput and Output ons Operator | 18 x 19 Multiplier Adder Sum | 18 x 18 Multiplier Adder |
|----------------------|---------------------|-------------------------------------|-----------------------|---------------------------------|------------------------------------|--------------------------------|
| | | DSP BIOCK | 18 x 19 Multiplier | 27 x 27 Multiplier | Mode Mode | Summed with 36 bit Input |
| AIntel Arria 10 | GX 160 | 156 | 312 | 156 | 156 | 156 |
| GX | GX 220 | 192 | 384 | 192 | 192 | 192 |
| | GX 270 | 830 | 1,660 | 830 | 830 | 830 |
| | GX 320 | 984 | 1,968 | 984 | 984 | 984 |
| | GX 480 | 1,368 | 2,736 | 1,368 | 1,368 | 1,368 |
| | GX 570 | 1,523 | 3,046 | 1,523 | 1,523 | 1,523 |
| | GX 660 | 1,687 | 3,374 | 1,687 | 1,687 | 1,687 |
| | GX 900 | 1,518 | 3,036 | 1,518 | 1,518 | 1,518 |
| | GX 1150 | 1,518 | 3,036 | 1,518 | 1,518 | 1,518 |
| Intel Arria 10 GT | GT 900 | 1,518 | 3,036 | 1,518 | 1,518 | 1,518 |
| GI | GT 1150 | 1,518 | 3,036 | 1,518 | 1,518 | 1,518 |
| Intel Arria 10 | SX 160 | 156 | 312 | 156 | 156 | 156 |
| SX | SX 220 | 192 | 384 | 192 | 192 | 192 |
| | SX 270 | 830 | 1,660 | 830 | 830 | 830 |
| | | | | | | continued |



| Variant | Product Line | precision | | put and Output ons Operator | 18 x 19 Multiplier | 18 x 18 Multiplier Adder | |
|---------|--------------|-----------|-----------------------|--------------------------------|-----------------------|--------------------------------|--|
| | | DSP Block | 18 x 19 Multiplier | 27 x 27 Multiplier | Adder Sum Mode | Summed with 36 bit Input | |
| | SX 320 | 984 | 1,968 | 984 | 984 | 984 | |
| | SX 480 | 1,368 | 2,736 | 1,368 | 1,368 | 1,368 | |
| | SX 570 | 1,523 | 3,046 | 1,523 | 1,523 | 1,523 | |
| | SX 660 | 1,687 | 3,374 | 1,687 | 1,687 | 1,687 | |

Table 17. Resources for Floating-Point Arithmetic in Intel Arria 10 Devices

The table lists the variable-precision DSP resources by bit precision for each Intel Arria 10 device.

| Variant | Product Line | Variable- precision DSP Block | Single Precision Floating-Point Multiplication Mode | Single-Precision Floating-Point Adder Mode | Single- Precision Floating-Point Multiply Accumulate Mode | Peak Giga Floating- Point Operations per Second (GFLOPs) |
|----------------|--------------|-------------------------------------|---|--|--|--|
| Intel Arria 10 | GX 160 | 156 | 156 | 156 | 156 | 140 |
| GX | GX 220 | 192 | 192 | 192 | 192 | 173 |
| | GX 270 | 830 | 830 | 830 | 830 | 747 |
| | GX 320 | 984 | 984 | 984 | 984 | 886 |
| | GX 480 | 1,369 | 1,368 | 1,368 | 1,368 | 1,231 |
| | GX 570 | 1,523 | 1,523 | 1,523 | 1,523 | 1,371 |
| | GX 660 | 1,687 | 1,687 | 1,687 | 1,687 | 1,518 |
| | GX 900 | 1,518 | 1,518 | 1,518 | 1,518 | 1,366 |
| | GX 1150 | 1,518 | 1,518 | 1,518 | 1,518 | 1,366 |
| Intel Arria 10 | GT 900 | 1,518 | 1,518 | 1,518 | 1,518 | 1,366 |
| GT | GT 1150 | 1,518 | 1,518 | 1,518 | 1,518 | 1,366 |
| Intel Arria 10 | SX 160 | 156 | 156 | 156 | 156 | 140 |
| SX | SX 220 | 192 | 192 | 192 | 192 | 173 |
| | SX 270 | 830 | 830 | 830 | 830 | 747 |
| | SX 320 | 984 | 984 | 984 | 984 | 886 |
| | SX 480 | 1,369 | 1,368 | 1,368 | 1,368 | 1,231 |
| | SX 570 | 1,523 | 1,523 | 1,523 | 1,523 | 1,371 |
| | SX 660 | 1,687 | 1,687 | 1,687 | 1,687 | 1,518 |

Embedded Memory Blocks

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.



Types of Embedded Memory

The Intel Arria 10 devices contain two types of memory blocks:

- 20 Kb M20K blocks—blocks of dedicated memory resources. The M20K blocks are ideal for larger memory arrays while still providing a large number of independent ports.
- 640 bit memory logic array blocks (MLABs)—enhanced memory blocks that are configured from dual-purpose logic array blocks (LABs). The MLABs are ideal for wide and shallow memory arrays. The MLABs are optimized for implementation of shift registers for digital signal processing (DSP) applications, wide and shallow FIFO buffers, and filter delay lines. Each MLAB is made up of ten adaptive logic modules (ALMs). In the Intel Arria 10 devices, you can configure these ALMs as ten 32 x 2 blocks, giving you one 32 x 20 simple dual-port SRAM block per MLAB.

Embedded Memory Capacity in Intel Arria 10 Devices

Table 18. Embedded Memory Capacity and Distribution in Intel Arria 10 Devices

| | Product | M20K | | ML | Total RAM Bit | |
|-------------------|---------|-------|--------------|--------|---------------|--------|
| Variant | Line | Block | RAM Bit (Kb) | Block | RAM Bit (Kb) | (Kb) |
| Intel Arria 10 GX | GX 160 | 440 | 8,800 | 1,680 | 1,050 | 9,850 |
| | GX 220 | 587 | 11,740 | 2,703 | 1,690 | 13,430 |
| | GX 270 | 750 | 15,000 | 3,922 | 2,452 | 17,452 |
| | GX 320 | 891 | 17,820 | 4,363 | 2,727 | 20,547 |
| | GX 480 | 1,431 | 28,620 | 6,662 | 4,164 | 32,784 |
| | GX 570 | 1,800 | 36,000 | 8,153 | 5,096 | 41,096 |
| | GX 660 | 2,131 | 42,620 | 9,260 | 5,788 | 48,408 |
| | GX 900 | 2,423 | 48,460 | 15,017 | 9,386 | 57,846 |
| | GX 1150 | 2,713 | 54,260 | 20,774 | 12,984 | 67,244 |
| Intel Arria 10 GT | GT 900 | 2,423 | 48,460 | 15,017 | 9,386 | 57,846 |
| | GT 1150 | 2,713 | 54,260 | 20,774 | 12,984 | 67,244 |
| Intel Arria 10 SX | SX 160 | 440 | 8,800 | 1,680 | 1,050 | 9,850 |
| | SX 220 | 587 | 11,740 | 2,703 | 1,690 | 13,430 |
| | SX 270 | 750 | 15,000 | 3,922 | 2,452 | 17,452 |
| | SX 320 | 891 | 17,820 | 4,363 | 2,727 | 20,547 |
| | SX 480 | 1,431 | 28,620 | 6,662 | 4,164 | 32,784 |
| | SX 570 | 1,800 | 36,000 | 8,153 | 5,096 | 41,096 |
| | SX 660 | 2,131 | 42,620 | 9,260 | 5,788 | 48,408 |



The fractional synthesis PLLs support the following features:

- Reference clock frequency synthesis for transceiver CMU and Advanced Transmit (ATX) PLLs
- Clock network delay compensation
- Zero-delay buffering
- Direct transmit clocking for transceivers
- Independently configurable into two modes:
 - Conventional integer mode equivalent to the general purpose PLL
 - Enhanced fractional mode with third order delta-sigma modulation
- PLL cascading

I/O PLLs

The integer mode I/O PLLs are located in each bank of 48 I/Os. You can use the I/O PLLs to simplify the design of external memory and high-speed LVDS interfaces.

In each I/O bank, the I/O PLLs are adjacent to the hard memory controllers and LVDS SERDES. Because these PLLs are tightly coupled with the I/Os that need to use them, it makes it easier to close timing.

You can use the I/O PLLs for general purpose applications in the core such as clock network delay compensation and zero-delay buffering.

Intel Arria 10 devices support PLL-to-PLL cascading.

FPGA General Purpose I/O

Intel Arria 10 devices offer highly configurable GPIOs. Each I/O bank contains 48 general purpose I/Os and a high-efficiency hard memory controller.

The following list describes the features of the GPIOs:

- Consist of 3 V I/Os for high-voltage application and LVDS I/Os for differential signaling
 - $-\$ Up to two 3 V I/O banks, available in some devices, that support up to 3 V I/O standards
 - LVDS I/O banks that support up to 1.8 V I/O standards
- Support a wide range of single-ended and differential I/O interfaces
- LVDS speeds up to 1.6 Gbps
- Each LVDS pair of pins has differential input and output buffers, allowing you to configure the LVDS direction for each pair.
- Programmable bus hold and weak pull-up
- Programmable differential output voltage (V_{OD}) and programmable pre-emphasis







Transceiver Channels

All transceiver channels feature a dedicated Physical Medium Attachment (PMA) and a hardened Physical Coding Sublayer (PCS).

- The PMA provides primary interfacing capabilities to physical channels.
- The PCS typically handles encoding/decoding, word alignment, and other preprocessing functions before transferring data to the FPGA core fabric.

A transceiver channel consists of a PMA and a PCS block. Most transceiver banks have 6 channels. There are some transceiver banks that contain only 3 channels.

A wide variety of bonded and non-bonded data rate configurations is possible using a highly configurable clock distribution network. Up to 80 independent transceiver data rates can be configured.

The following figures are graphical representations of top views of the silicon die, which correspond to reverse views for flip chip packages. Different Intel Arria 10 devices may have different floorplans than the ones shown in the figures.



Figure 7. Device Chip Overview for Intel Arria 10 GX and GT Devices



Figure 8. Device Chip Overview for Intel Arria 10 SX Devices



PMA Features

Intel Arria 10 transceivers provide exceptional signal integrity at data rates up to 25.8 Gbps. Clocking options include ultra-low jitter ATX PLLs (LC tank based), clock multiplier unit (CMU) PLLs, and fractional PLLs.



Each transceiver channel contains a channel PLL that can be used as the CMU PLL or clock data recovery (CDR) PLL. In CDR mode, the channel PLL recovers the receiver clock and data in the transceiver channel. Up to 80 independent data rates can be configured on a single Intel Arria 10 device.

Table 23. PMA Features of the Transceivers in Intel Arria 10 Devices

| Feature | Capability | |
|--|--|--|
| Chip-to-Chip Data Rates | 1 Gbps to 17.4 Gbps (Intel Arria 10 GX devices) 1 Gbps to 25.8 Gbps (Intel Arria 10 GT devices) | |
| Backplane Support | Drive backplanes at data rates up to 12.5 Gbps | |
| Optical Module Support | SFP+/SFP, XFP, CXP, QSFP/QSFP28, CFP/CFP2/CFP4 | |
| Cable Driving Support | SFP+ Direct Attach, PCI Express over cable, eSATA | |
| Transmit Pre-Emphasis | 4-tap transmit pre-emphasis and de-emphasis to compensate for system channel loss | |
| Continuous Time Linear Equalizer (CTLE) | Dual mode, high-gain, and high-data rate, linear receive equalization to compensate for system channel loss | |
| Decision Feedback Equalizer (DFE) | 7-fixed and 4-floating tap DFE to equalize backplane channel loss in the presence of crosstalk and noisy environments | |
| Variable Gain Amplifier | Optimizes the signal amplitude prior to the CDR sampling and operates in fixed and adaptive modes | |
| Altera Digital Adaptive Parametric Tuning (ADAPT) | Fully digital adaptation engine to automatically adjust all link equalization parameters—including CTLE, DFE, and variable gain amplifier blocks—that provide optimal link margin without intervention from user logic | |
| Precision Signal Integrity Calibration Engine (PreSICE) | Hardened calibration controller to quickly calibrate all transceiver control parameters on power-up, which provides the optimal signal integrity and jitter performance | |
| Advanced Transmit (ATX) PLL | Low jitter ATX (LC tank based) PLLs with continuous tuning range to cover a wide range of standard and proprietary protocols | |
| Fractional PLLs | On-chip fractional frequency synthesizers to replace on-board crystal oscillators and reduce system cost | |
| Digitally Assisted Analog CDR | Superior jitter tolerance with fast lock time | |
| Dynamic Partial Reconfiguration | Allows independent control of the Avalon memory-mapped interface of each transceiver channel for the highest transceiver flexibility | |
| Multiple PCS-PMA and PCS- PLD interface widths | 8-, 10-, 16-, 20-, 32-, 40-, or 64-bit interface widths for flexibility of deserialization width, encoding, and reduced latency | |

PCS Features

This table summarizes the Intel Arria 10 transceiver PCS features. You can use the transceiver PCS to support a wide range of protocols ranging from 1 Gbps to 25.8 Gbps.





| PCS | Description |
|---------------|--|
| Standard PCS | Operates at a data rate up to 12 Gbps Supports protocols such as PCI-Express, CPRI 4.2+, GigE, IEEE 1588 in Hard PCS Implements other protocols using Basic/Custom (Standard PCS) transceiver configuration rules. |
| Enhanced PCS | Performs functions common to most serial data industry standards, such as word alignment, encoding/decoding, and framing, before data is sent or received off-chip through the PMA Handles data transfer to and from the FPGA fabric Handles data transfer internally to and from the PMA Provides frequency compensation Performs channel bonding for multi-channel low skew applications |
| PCIe Gen3 PCS | Supports the seamless switching of Data and Clock between the Gen1, Gen2, and Gen3 data rates Provides support for PIPE 3.0 features Supports the PIPE interface with the Hard IP enabled, as well as with the Hard IP bypassed |

Related Information

- PCIe Gen1, Gen2, and Gen3 Hard IP on page 26
- Interlaken Support on page 26
- 10 Gbps Ethernet Support on page 26

PCS Protocol Support

This table lists some of the protocols supported by the Intel Arria 10 transceiver PCS. For more information about the blocks in the transmitter and receiver data paths, refer to the related information.

| Protocol | Data Rate (Gbps) | Transceiver IP | PCS Support |
|--|---------------------|-----------------------------|-----------------------------------|
| PCIe Gen3 x1, x2, x4, x8 | 8.0 | Native PHY (PIPE) | Standard PCS and PCIe Gen3 PCS |
| PCIe Gen2 x1, x2, x4, x8 | 5.0 | Native PHY (PIPE) | Standard PCS |
| PCIe Gen1 x1, x2, x4, x8 | 2.5 | Native PHY (PIPE) | Standard PCS |
| 1000BASE-X Gigabit Ethernet | 1.25 | Native PHY | Standard PCS |
| 1000BASE-X Gigabit Ethernet with IEEE 1588v2 | 1.25 | Native PHY | Standard PCS |
| 10GBASE-R | 10.3125 | Native PHY | Enhanced PCS |
| 10GBASE-R with IEEE 1588v2 | 10.3125 | Native PHY | Enhanced PCS |
| 10GBASE-R with KR FEC | 10.3125 | Native PHY | Enhanced PCS |
| 10GBASE-KR and 1000BASE-X | 10.3125 | 1G/10GbE and 10GBASE-KR PHY | Standard PCS and Enhanced PCS |
| Interlaken (CEI-6G/11G) | 3.125 to 17.4 | Native PHY | Enhanced PCS |
| SFI-S/SFI-5.2 | 11.2 | Native PHY | Enhanced PCS |
| 10G SDI | 10.692 | Native PHY | Enhanced PCS |
| | • | | continued |



| Protocol | Data Rate (Gbps) | Transceiver IP | PCS Support |
|----------------------|-------------------------------|----------------|--------------|
| CPRI 6.0 (64B/66B) | 0.6144 to 10.1376 | Native PHY | Enhanced PCS |
| CPRI 4.2 (8B/10B) | 0.6144 to 9.8304 | Native PHY | Standard PCS |
| OBSAI RP3 v4.2 | 0.6144 to 6.144 | Native PHY | Standard PCS |
| SD-SDI/HD-SDI/3G-SDI | 0.143 ⁽¹²⁾ to 2.97 | Native PHY | Standard PCS |

Related Information

Intel Arria 10 Transceiver PHY User Guide

Provides more information about the supported transceiver protocols and PHY IP, the PMA architecture, and the standard, enhanced, and PCIe Gen3 PCS architecture.

SoC with Hard Processor System

Each SoC device combines an FPGA fabric and a hard processor system (HPS) in a single device. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP in these ways:

- Reduces board space, system power, and bill of materials cost by eliminating a discrete embedded processor
- Allows you to differentiate the end product in both hardware and software, and to support virtually any interface standard
- Extends the product life and revenue through in-field hardware and software updates

⁽¹²⁾ The 0.143 Gbps data rate is supported using oversampling of user logic that you must implement in the FPGA fabric.



Features of the HPS

The HPS has the following features:

- 1.2-GHz, dual-core ARM Cortex-A9 MPCore processor with up to 1.5-GHz via overdrive
 - ARMv7-A architecture that runs 32-bit ARM instructions, 16-bit and 32-bit
 Thumb instructions, and 8-bit Java byte codes in Jazelle style
 - Superscalar, variable length, out-of-order pipeline with dynamic branch prediction
 - Instruction Efficiency 2.5 MIPS/MHz, which provides total performance of 7500 MIPS at 1.5 GHz
- Each processor core includes:
 - 32 KB of L1 instruction cache, 32 KB of L1 data cache
 - Single- and double-precision floating-point unit and NEON media engine
 - CoreSight debug and trace technology
 - Snoop Control Unit (SCU) and Acceleration Coherency Port (ACP)
- 512 KB of shared L2 cache
- 256 KB of scratch RAM
- Hard memory controller with support for DDR3, DDR4 and optional error correction code (ECC) support
- Multiport Front End (MPFE) Scheduler interface to the hard memory controller
- 8-channel direct memory access (DMA) controller
- QSPI flash controller with SIO, DIO, QIO SPI Flash support
- NAND flash controller (ONFI 1.0 or later) with DMA and ECC support, updated to support 8 and 16-bit Flash devices and new command DMA to offload CPU for fast power down recovery
- Updated SD/SDIO/MMC controller to eMMC 4.5 with DMA with CE-ATA digital command support
- 3 10/100/1000 Ethernet media access control (MAC) with DMA
- 2 USB On-the-Go (OTG) controllers with DMA
- 5 I²C controllers (3 can be used by EMAC for MIO to external PHY)
- 2 UART 16550 Compatible controllers
- 4 serial peripheral interfaces (SPI) (2 Master, 2 Slaves)
- 62 programmable general-purpose I/Os, which includes 48 direct share I/Os that allows the HPS peripherals to connect directly to the FPGA I/Os
- 7 general-purpose timers
- 4 watchdog timers
- Anti-tamper, Secure Boot, Encryption (AES) and Authentication (SHA)



| Scheme | Data Width | Max Clock Rate (MHz) | Max Data Rate (Mbps) | Decompression | Design Security ⁽¹ 4) | Partial Reconfiguration (15) | Remote System Update |
|--|----------------------------|----------------------------|----------------------------|---------------|--|------------------------------------|----------------------------|
| Fast passive | 8 bits | 100 | 3200 | Yes | Yes | Yes ⁽¹⁷⁾ | PFL IP |
| parallel (FPP) through CPLD or | 16 bits | | | Yes | Yes | | core |
| external microcontroller | 32 bits | | | Yes | Yes | | |
| Configuration via | 16 bits | 100 | 3200 | Yes | Yes | Yes ⁽¹⁷⁾ | _ |
| HPS | 32 bits | | | Yes | Yes | | |
| Configuration via Protocol [CvP (PCIe*)] | x1, x2, x4, x8 lanes | _ | 8000 | Yes | Yes | Yes ⁽¹⁶⁾ | _ |

You can configure Intel Arria 10 devices through PCIe using Configuration via Protocol (CvP). The Intel Arria 10 CvP implementation conforms to the PCIe 100 ms power-up-to-active time requirement.

SEU Error Detection and Correction

Intel Arria 10 devices offer robust and easy-to-use single-event upset (SEU) error detection and correction circuitry.

The detection and correction circuitry includes protection for Configuration RAM (CRAM) programming bits and user memories. The CRAM is protected by a continuously running CRC error detection circuit with integrated ECC that automatically corrects one or two errors and detects higher order multi-bit errors. When more than two errors occur, correction is available through reloading of the core programming file, providing a complete design refresh while the FPGA continues to operate.

The physical layout of the Intel Arria 10 CRAM array is optimized to make the majority of multi-bit upsets appear as independent single-bit or double-bit errors which are automatically corrected by the integrated CRAM ECC circuitry. In addition to the CRAM protection, the M20K memory blocks also include integrated ECC circuitry and are layout-optimized for error detection and correction. The MLAB does not have ECC.

Power Management

Intel Arria 10 devices leverage the advanced 20 nm process technology, a low 0.9 V core power supply, an enhanced core architecture, and several optional power reduction techniques to reduce total power consumption by as much as 40% compared to Arria V devices and as much as 60% compared to Stratix V devices.

⁽¹³⁾ Enabling either compression or design security features affects the maximum data rate. Refer to the Intel Arria 10 Device Datasheet for more information.

⁽¹⁴⁾ Encryption and compression cannot be used simultaneously.

⁽¹⁵⁾ Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Intel for support.

⁽¹⁷⁾ Supported at a maximum clock rate of 100 MHz.



| September 2017 July 2017 July 2017 May 2017 | 2017.09.20 2017.07.13 2017.07.06 2017.05.08 | Removed package code 40, low static power, SmartVID, industrial, and military operating temperature support from Sample Ordering Core and Available Options for Intel Arria 10 GT Devices figure. Updated short reach transceiver rate for Intel Arria 10 GT devices to 25.8 Gbps. Removed On-Die Instrumentation — EyeQ and Jitter Margin Tool support from PMA Features of the Transceivers in Intel Arria 10 Devices table. Updated the maximum speed of the DDR4 external memory interface from 1,333 MHz/2,666 Mbps to 1,200 MHz/2,400 Mbps. Corrected the automotive temperature range in the figure showing the available options for the Intel Arria 10 GX devices from "-40°C to 100°C" to "-40°C to 125°C". Added automotive temperature option to Intel Arria 10 GX device family. |
|--|--|--|
| July 2017 July 2017 | 2017.07.13 | 1,333 MHz/2,666 Mbps to 1,200 MHz/2,400 Mbps. Corrected the automotive temperature range in the figure showing the available options for the Intel Arria 10 GX devices from "-40°C to 100°C" to "-40°C to 125°C". Added automotive temperature option to Intel Arria 10 GX device family. |
| July 2017 | 2017.07.06 | available options for the Intel Arria 10 GX devices from "-40°C to 100°C" to "-40°C to 125°C". Added automotive temperature option to Intel Arria 10 GX device family. |
| • | | · · · · · · · · · · · · · · · · · · · |
| May 2017 | 2017.05.08 | |
| | | Corrected protocol names with "1588" to "IEEE 1588v2". Updated the vertical migration table to remove vertical migration between Intel Arria 10 GX and Intel Arria 10 SX device variants. Removed all "Preliminary" marks. |
| March 2017 | 2017.03.15 | Removed the topic about migration from Intel Arria 10 to Intel Stratix 10 devices. Rebranded as Intel. |
| October 2016 | 2016.10.31 | Removed package F36 from Intel Arria 10 GX devices. Updated Intel Arria 10 GT sample ordering code and maximum GX transceiver count. Intel Arria 10 GT devices are available only in the SF45 package option with a maximum of 72 transceivers. |
| May 2016 | 2016.05.02 | Updated the FPGA Configuration and HPS Booting topic. Remove V_{CC} PowerManager from the Summary of Features, Power Management and Arria 10 Device Variants and packages topics. This feature is no longer supported in Arria 10 devices. Removed LPDDR3 from the Memory Standards Supported by the HPS Hard Memory Controller table in the Memory Standards Supported by Intel Arria 10 Devices topic. This standard is only supported by the FPGA. Removed transceiver speed grade 5 from the Device Variants and Packages topic for Arria 10 GX and SX devices. |
| February 2016 | 2016.02.11 | Changed the maximum Arria 10 GT datarate to 25.8 Gbps and the minimum datarate to 1 Gbps globally. Revised the state for Core clock networks in the Summary of Features topic. Changed the transceiver parameters in the "Summary of Features for Arria 10 Devices" table. Changed the transceiver parameters in the "Maximum Resource Counts for Arria 10 GT Devices" table. Changed the package availability for GT devices in the "Package Plan for Arria 10 GT Devices" table. Changed the package configurations for GT devices in the "Migration Capability Across Arria 10 Product Lines" figure. Changed transceiver parameters in the "Low Power Serial Transceivers" section. Changed the transceiver descriptions in the "Device Variants for the Arria 10 Device Family" table. Changed the "Sample Ordering Code and Available Options for Arria 10 GT Devices" figure. Changed the datarates for GT devices in the "PMA Features" section. Changed the datarates for GT devices in the "PCS Features" section. |



| Date | Version | Changes |
|----------------|------------|---|
| December 2015 | 2015.12.14 | Updated the number of M20K memory blocks for Arria 10 GX 660 from 2133 to 2131 and corrected the total RAM bit from 48,448 Kb to 48,408 Kb. |
| | | Corrected the number of DSP blocks for Arria 10 GX 660 from 1688 to 1687 in the table listing floating-point arithmetic resources. |
| November 2015 | 2015.11.02 | • Updated the maximum resources for Arria 10 GX 220, GX 320, GX 480, GX 660, SX 220, SX 320, SX 480, and SX 660. |
| | | Updated resource count for Arria 10 GX 320, GX 480, GX 660, SX 320, SX 480, a SX 660 devices in Number of Multipliers in Intel Arria 10 Devices table. |
| | | Updated the available options for Arria 10 GX, GT, and SX. Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>. |
| June 2015 | 2015.06.15 | Corrected label for Intel Arria 10 GT product lines in the vertical migration figure. |
| May 2015 | 2015.05.15 | Corrected the DDR3 half rate and quarter rate maximum frequencies in the table that lists the memory standards supported by the Intel Arria 10 hard memory controller. |
| May 2015 | 2015.05.04 | Added support for 13.5G JESD204b in the Summary of Features table. Added support for 13.5G JESD204b in the Summary of Features table. |
| | | Added a link to Arria 10 GT Channel Usage in the Arria 10 GT Package Plan topic. |
| | | Added a note to the table, Maximum Resource Counts for Arria 10 GT devices. |
| | | Updated the power requirements of the transceivers in the Low Power Serial Transceivers topic. |
| January 2015 | 2015.01.23 | Added floating point arithmetic features in the Summary of Features table. |
| | | Updated the total embedded memory from 38.38 megabits (Mb) to 65.6 Mb. |
| | | Updated the table that lists the memory standards supported by Intel Arria 10 devices. |
| | | Removed support for DDR3U, LPDDR3 SDRAM, RLDRAM 2, and DDR2. Moved RLDRAM 3 support from hard memory controller to soft memory controller. RLDRAM 3 support uses hard PHY with soft memory controller. |
| | | Added soft memory controller support for QDR IV. |
| | | Updated the maximum resource count table to include the number of hard memory controllers available in each device variant. |
| | | Updated the transceiver PCS data rate from 12.5 Gbps to 12 Gbps. |
| | | Updated the max clock rate of PS, FPP x8, FPP x16, and Configuration via HPS from 125 MHz to 100 MHz. |
| | | Added a feature for fractional synthesis PLLs: PLL cascading. |
| | | Updated the HPS programmable general-purpose I/Os from 54 to 62. |
| September 2014 | 2014.09.30 | Corrected the 3 V I/O and LVDS I/O counts for F35 and F36 packages of Arria 10 GX. |
| | | Corrected the 3 V I/O, LVDS I/O, and transceiver counts for the NF40 package of the Arria GX 570 and 660. |
| | | Removed 3 V I/O, LVDS I/O, and transceiver counts for the NF40 package of the Arria GX 900 and 1150. The NF40 package is not available for Arria 10 GX 900 and 1150. |
| | | continued |