



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 250540  |
| Number of Logic Elements/Cells | 660000  |
| Total RAM Bits                 | 49610752  |
| Number of I/O                  | 396   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.87V ~ 0.98V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 1152-BBGA, FCBGA  |
| Supplier Device Package        | 1152-FCBGA (35x35)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/10ax066k2f35i2sg |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# Intel® Arria® 10 Device Overview

The Intel® Arria® 10 device family consists of high-performance and power-efficient 20 nm mid-range FPGAs and SoCs.

Intel Arria 10 device family delivers:

- Higher performance than the previous generation of mid-range and high-end FPGAs.
- Power efficiency attained through a comprehensive set of power-saving technologies.

The Intel Arria 10 devices are ideal for high performance, power-sensitive, midrange applications in diverse markets.

Table 1. Sample Markets and Ideal Applications for Intel Arria 10 Devices

| Market                | Applications  |
|-----------------------|---|
| Wireless              | Channel and switch cards in remote radio heads     Mobile backhaul  |
| Wireline              | <ul> <li>40G/100G muxponders and transponders</li> <li>100G line cards</li> <li>Bridging</li> <li>Aggregation</li> </ul>            |
| Broadcast             | <ul> <li>Studio switches</li> <li>Servers and transport</li> <li>Videoconferencing</li> <li>Professional audio and video</li> </ul> |
| Computing and Storage | Flash cache     Cloud computing servers     Server acceleration   |
| Medical               | Diagnostic scanners     Diagnostic imaging  |
| Military              | Missile guidance and control     Radar     Electronic warfare     Secure communications   |

### **Related Information**

Intel Arria 10 Device Handbook: Known Issues

Lists the planned updates to the *Intel Arria 10 Device Handbook* chapters.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2008 Registered



# **Key Advantages of Intel Arria 10 Devices**

Table 2. Key Advantages of the Intel Arria 10 Device Family

| Advantage   | Supporting Feature  |
|---|---|
| Enhanced core architecture  | Built on TSMC's 20 nm process technology     60% higher performance than the previous generation of mid-range FPGAs     15% higher performance than the fastest previous-generation FPGA  |
| High-bandwidth integrated transceivers  | <ul> <li>Short-reach rates up to 25.8 Gigabits per second (Gbps)</li> <li>Backplane capability up to 12.5 Gbps</li> <li>Integrated 10GBASE-KR and 40GBASE-KR4 Forward Error Correction (FEC)</li> </ul>   |
| Improved logic integration and hard IP blocks   | 8-input adaptive logic module (ALM)     Up to 65.6 megabits (Mb) of embedded memory     Variable-precision digital signal processing (DSP) blocks     Fractional synthesis phase-locked loops (PLLs)     Hard PCI Express Gen3 IP blocks     Hard memory controllers and PHY up to 2,400 Megabits per second (Mbps) |
| Second generation hard<br>processor system (HPS) with<br>integrated ARM* Cortex*-A9*<br>MPCore* processor | Tight integration of a dual-core ARM Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Intel Arria 10 system-on-a-chip (SoC)  Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric   |
| Advanced power savings  | Comprehensive set of advanced power saving features Power-optimized MultiTrack routing and core architecture Up to 40% lower power compared to previous generation of mid-range FPGAs Up to 60% lower power compared to previous generation of high-end FPGAs   |

# **Summary of Intel Arria 10 Features**

**Table 3.** Summary of Features for Intel Arria 10 Devices

| Feature                         | Description   |
|---------------------------------|---|
| Technology                      | TSMC's 20-nm SoC process technology Allows operation at a lower V <sub>CC</sub> level of 0.82 V instead of the 0.9 V standard V <sub>CC</sub> core voltage  |
| Packaging                       | <ul> <li>1.0 mm ball-pitch Fineline BGA packaging</li> <li>0.8 mm ball-pitch Ultra Fineline BGA packaging</li> <li>Multiple devices with identical package footprints for seamless migration between different FPGA densities</li> <li>Devices with compatible package footprints allow migration to next generation high-end Stratix® 10 devices</li> <li>RoHS, leaded<sup>(1)</sup>, and lead-free (Pb-free) options</li> </ul> |
| High-performance<br>FPGA fabric | <ul> <li>Enhanced 8-input ALM with four registers</li> <li>Improved multi-track routing architecture to reduce congestion and improve compilation time</li> <li>Hierarchical core clocking architecture</li> <li>Fine-grained partial reconfiguration</li> </ul>  |
| Internal memory blocks          | M20K—20-Kb memory blocks with hard error correction code (ECC)     Memory logic array block (MLAB)—640-bit memory   |
|                                 | continued   |

<sup>(1)</sup> Contact Intel for availability.



| Feature                                    |  | Description  |
|--|--|--|
| Low-power serial<br>transceivers           | - Intel Arria 10 GT- Backplane support: - Intel Arria 10 GX- Intel Arria 10 GT- Extended range dow ATX transmit PLLs w Electronic Dispersion module Adaptive linear and of | —1 Gbps to 17.4 Gbps —1 Gbps to 25.8 Gbps —up to 12.5  |
| HPS<br>(Intel Arria 10 SX<br>devices only) | Processor and system   | Dual-core ARM Cortex-A9 MPCore processor—1.2 GHz CPU with 1.5 GHz overdrive capability  256 KB on-chip RAM and 64 KB on-chip ROM  System peripherals—general-purpose timers, watchdog timers, direct memory access (DMA) controller, FPGA configuration manager, and clock and reset managers  Security features—anti-tamper, secure boot, Advanced Encryption Standard (AES) and authentication (SHA)  ARM CoreSight* JTAG debug access port, trace port, and on-chip trace storage   |
|  | External interfaces  | Hard memory interface—Hard memory controller (2,400 Mbps DDR4, and 2,133 Mbps DDR3), Quad serial peripheral interface (QSPI) flash controller, NAND flash controller, direct memory access (DMA) controller, Secure Digital/MultiMediaCard (SD/MMC) controller     Communication interface— 10/100/1000 Ethernet media access control (MAC), USB On-The-GO (OTG) controllers, I²C controllers, UART 16550, serial peripheral interface (SPI), and up to 62 HPS GPIO interfaces (48 direct-share I/Os)                                    |
|  | Interconnects to core  | High-performance ARM AMBA* AXI bus bridges that support simultaneous read and write HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to issue transactions to slaves in the HPS, and vice versa Configuration bridge that allows HPS configuration manager to configure the core logic via dedicated 32-bit configuration port FPGA-to-HPS SDRAM controller bridge—provides configuration interfaces for the multiport front end (MPFE) of the HPS SDRAM controller |
| Configuration                              | Enhanced 256-bit ad  | comprehensive design protection to protect your valuable IP investments dvanced encryption standard (AES) design security with authentication obtocol (CvP) using PCIe Gen1, Gen2, or Gen3   |
|  |  | continued  |

 $<sup>^{(2)}</sup>$  Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



## Table 8. Package Plan for Intel Arria 10 GX Devices (F34, F35, NF40, and KF40)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | F34<br>(35 mm × 35 mm,<br>1152-pin FBGA) |             | F35<br>(35 mm × 35 mm,<br>1152-pin FBGA) |            |             | KF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |            |             | NF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |            |             |      |
|--------------|--|-------------|--|------------|-------------|---|------------|-------------|---|------------|-------------|------|
|              | 3 V<br>I/O                               | LVDS<br>I/O | XCVR                                     | 3 V<br>I/O | LVDS<br>I/O | XCVR                                      | 3 V<br>I/O | LVDS<br>I/O | XCVR                                      | 3 V<br>I/O | LVDS<br>I/O | XCVR |
| GX 270       | 48                                       | 336         | 24                                       | 48         | 336         | 24  | _          | _           | _   | _          | _           | _    |
| GX 320       | 48                                       | 336         | 24                                       | 48         | 336         | 24  | _          | _           | _   | _          | _           | _    |
| GX 480       | 48                                       | 444         | 24                                       | 48         | 348         | 36  | _          | _           | _   | _          | _           | -    |
| GX 570       | 48                                       | 444         | 24                                       | 48         | 348         | 36  | 96         | 600         | 36  | 48         | 540         | 48   |
| GX 660       | 48                                       | 444         | 24                                       | 48         | 348         | 36  | 96         | 600         | 36  | 48         | 540         | 48   |
| GX 900       | _  | 504         | 24                                       | _          | _           | _   | _          | _           | _   | _          | 600         | 48   |
| GX 1150      | _  | 504         | 24                                       | _          | _           | _   | _          | _           | _   | _          | 600         | 48   |

# Table 9. Package Plan for Intel Arria 10 GX Devices (RF40, NF45, SF45, and UF45)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | RF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |             |      | NF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |             |      | SF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |             |      | UF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |             |      |
|--------------|---|-------------|------|---|-------------|------|---|-------------|------|---|-------------|------|
|              | 3 V<br>I/O                                | LVDS<br>I/O | XCVR |
| GX 900       | _   | 342         | 66   | _   | 768         | 48   | -   | 624         | 72   | _   | 480         | 96   |
| GX 1150      | _   | 342         | 66   | _   | 768         | 48   | ı   | 624         | 72   | ı   | 480         | 96   |

### **Related Information**

I/O and High-Speed Differential I/O Interfaces in Intel Arria 10 Devices chapter, Intel Arria 10 Device Handbook

Provides the number of 3 V and LVDS I/Os, and LVDS channels for each Intel Arria 10 device package.

### **Intel Arria 10 GT**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

#### **Related Information**

Intel FPGA Product Selector

Provides the latest information on Intel products.



#### **Maximum Resources**

Table 10. Maximum Resource Counts for Intel Arria 10 GT Devices

| Reso                         | urce                 | Product Line      |                   |  |  |
|------------------------------|----------------------|-------------------|-------------------|--|--|
|                              |                      | GT 900            | GT 1150           |  |  |
| Logic Elements (LE) (K)      |                      | 900               | 1,150             |  |  |
| ALM                          |                      | 339,620           | 427,200           |  |  |
| Register                     |                      | 1,358,480         | 1,708,800         |  |  |
| Memory (Kb)                  | M20K                 | 48,460            | 54,260            |  |  |
|                              | MLAB                 | 9,386             | 12,984            |  |  |
| Variable-precision DSP Block |                      | 1,518             | 1,518             |  |  |
| 18 x 19 Multiplier           |                      | 3,036             | 3,036             |  |  |
| PLL                          | Fractional Synthesis | 32                | 32                |  |  |
|                              | I/O                  | 16                | 16                |  |  |
| Transceiver                  | 17.4 Gbps            | 72 <sup>(5)</sup> | 72 <sup>(5)</sup> |  |  |
|                              | 25.8 Gbps            | 6                 | 6                 |  |  |
| GPIO <sup>(6)</sup>          |                      | 624               | 624               |  |  |
| LVDS Pair <sup>(7)</sup>     |                      | 312               | 312               |  |  |
| PCIe Hard IP Block           |                      | 4                 | 4                 |  |  |
| Hard Memory Controller       |                      | 16                | 16                |  |  |

#### **Related Information**

Intel Arria 10 GT Channel Usage

Configuring GT/GX channels in Intel Arria 10 GT devices.

## **Package Plan**

### Table 11. Package Plan for Intel Arria 10 GT Devices

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | SF45<br>(45 mm × 45 mm, 1932-pin FBGA) |          |      |  |  |  |  |
|--------------|--|----------|------|--|--|--|--|
|              | 3 V I/O                                | LVDS I/O | XCVR |  |  |  |  |
| GT 900       | _                                      | 624      | 72   |  |  |  |  |
| GT 1150      | _                                      | 624      | 72   |  |  |  |  |

<sup>(5)</sup> If all 6 GT channels are in use, 12 of the GX channels are not usable.

<sup>(6)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(7)</sup> Each LVDS I/O pair can be used as differential input or output.



# I/O Vertical Migration for Intel Arria 10 Devices

### Figure 4. Migration Capability Across Intel Arria 10 Product Lines

- The arrows indicate the migration paths. The devices included in each vertical migration path are shaded. Devices with fewer resources in the same path have lighter shades.
- To achieve the full I/O migration across product lines in the same migration path, restrict I/Os and transceivers usage to match the product line with the lowest I/O and transceiver counts.
- An LVDS I/O bank in the source device may be mapped to a 3 V I/O bank in the target device. To use
  memory interface clock frequency higher than 533 MHz, assign external memory interface pins only to
  banks that are LVDS I/O in both devices.
- There may be nominal 0.15 mm package height difference between some product lines in the same package type.
- Some migration paths are not shown in the Intel Quartus Prime software Pin Migration View.

| Vovione             | Product |          |          |          |          |          | Package  | e        |      |      |          |          |
|---------------------|---------|----------|----------|----------|----------|----------|----------|----------|------|------|----------|----------|
| Variant             | Line    | U19      | F27      | F29      | F34      | F35      | KF40     | NF40     | RF40 | NF45 | SF45     | UF45     |
|                     | GX 160  | <b>1</b> | <b>1</b> | <b>1</b> |          |          |          |          |      |      |          |          |
|                     | GX 220  | <b>+</b> |          |          |          |          |          |          |      |      |          |          |
|                     | GX 270  |          |          |          | 1        | <b>1</b> |          |          |      |      |          |          |
|                     | GX 320  |          | <b>V</b> |          |          |          |          |          |      |      |          |          |
| Intel® Arria® 10 GX | GX 480  |          |          | <b>V</b> |          |          |          |          |      |      |          |          |
|                     | GX 570  |          |          |          |          |          | <b>1</b> | 1        |      |      |          |          |
|                     | GX 660  |          |          |          |          | <b>V</b> | <b>\</b> |          |      |      |          |          |
|                     | GX 900  |          |          |          |          |          |          |          | 1    | 1    | <b></b>  | 1        |
|                     | GX 1150 |          |          |          | <b>V</b> |          |          | <b>+</b> | +    | +    |          | <b>+</b> |
| Intel Arria 10 GT   | GT 900  |          |          |          |          |          |          |          |      |      |          |          |
| intel Afria 10 G1   | GT 1150 |          |          |          |          |          |          |          |      |      | <b>V</b> |          |
|                     | SX 160  | 1        | 1        | 1        |          |          |          |          |      |      |          |          |
|                     | SX 220  | +        |          |          |          |          |          |          |      |      |          |          |
|                     | SX 270  |          |          |          | 1        | <b>†</b> |          |          |      |      |          |          |
| Intel Arria 10 SX   | SX 320  |          | <b>V</b> |          |          |          |          |          |      |      |          |          |
|                     | SX 480  |          |          | <b>V</b> |          |          |          |          |      |      |          |          |
|                     | SX 570  |          |          |          |          |          | <b>†</b> | <b>†</b> |      |      |          |          |
|                     | SX 660  |          |          |          | <b>V</b> |          |          |          |      |      |          |          |

Note:

To verify the pin migration compatibility, use the **Pin Migration View** window in the Intel Quartus Prime software Pin Planner.

# **Adaptive Logic Module**

Intel Arria 10 devices use a 20 nm ALM as the basic building block of the logic fabric.

The ALM architecture is the same as the previous generation FPGAs, allowing for efficient implementation of logic functions and easy conversion of IP between the device generations.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than the traditional two-register per LUT architecture.

#### A10-OVERVIEW | 2018.04.09



Features for floating-point arithmetic:

- A completely hardened architecture that supports multiplication, addition, subtraction, multiply-add, and multiply-subtract
- Multiplication with accumulation capability and a dynamic accumulator reset control
- Multiplication with cascade summation capability
- Multiplication with cascade subtraction capability
- Complex multiplication
- Direct vector dot product
- Systolic FIR filter

Table 15. Variable-Precision DSP Block Configurations for Intel Arria 10 Devices

| Usage Example   | Multiplier Size (Bit)           | DSP Block Resources |
|---|---------------------------------|---------------------|
| Medium precision fixed point                            | Two 18 x 19                     | 1                   |
| High precision fixed or Single precision floating point | One 27 x 27                     | 1                   |
| Fixed point FFTs  | One 19 x 36 with external adder | 1                   |
| Very high precision fixed point                         | One 36 x 36 with external adder | 2                   |
| Double precision floating point                         | One 54 x 54 with external adder | 4                   |

### Table 16. Resources for Fixed-Point Arithmetic in Intel Arria 10 Devices

The table lists the variable-precision DSP resources by bit precision for each Intel Arria 10 device.

| Variant              | <b>Product Line</b> | Variable-<br>precision<br>DSP Block |                       | nput and Output<br>ons Operator | 18 x 19<br>Multiplier<br>Adder Sum | 18 x 18<br>Multiplier<br>Adder |
|----------------------|---------------------|-------------------------------------|-----------------------|---------------------------------|------------------------------------|--------------------------------|
|                      |                     | DSP BIOCK                           | 18 x 19<br>Multiplier | 27 x 27<br>Multiplier           | Mode Mode                          | Summed with 36 bit Input       |
| AIntel Arria 10      | GX 160              | 156                                 | 312                   | 156                             | 156                                | 156                            |
| GX                   | GX 220              | 192                                 | 384                   | 192                             | 192                                | 192                            |
|                      | GX 270              | 830                                 | 1,660                 | 830                             | 830                                | 830                            |
|                      | GX 320              | 984                                 | 1,968                 | 984                             | 984                                | 984                            |
|                      | GX 480              | 1,368                               | 2,736                 | 1,368                           | 1,368                              | 1,368                          |
|                      | GX 570              | 1,523                               | 3,046                 | 1,523                           | 1,523                              | 1,523                          |
|                      | GX 660              | 1,687                               | 3,374                 | 1,687                           | 1,687                              | 1,687                          |
|                      | GX 900              | 1,518                               | 3,036                 | 1,518                           | 1,518                              | 1,518                          |
|                      | GX 1150             | 1,518                               | 3,036                 | 1,518                           | 1,518                              | 1,518                          |
| Intel Arria 10<br>GT | GT 900              | 1,518                               | 3,036                 | 1,518                           | 1,518                              | 1,518                          |
| GI                   | GT 1150             | 1,518                               | 3,036                 | 1,518                           | 1,518                              | 1,518                          |
| Intel Arria 10       | SX 160              | 156                                 | 312                   | 156                             | 156                                | 156                            |
| SX                   | SX 220              | 192                                 | 384                   | 192                             | 192                                | 192                            |
|                      | SX 270              | 830                                 | 1,660                 | 830                             | 830                                | 830                            |
|                      |                     |                                     |                       |                                 |                                    | continued                      |



| Variant | Product Line | Variable-<br>precision<br>DSP Block | Independent In<br>Multiplication |                       | 18 x 19<br>Multiplier<br>Adder Sum<br>Mode | 18 x 18<br>Multiplier<br>Adder<br>Summed with<br>36 bit Input |
|---------|--------------|-------------------------------------|----------------------------------|-----------------------|--|---|
|         |              | DSP BIOCK                           | 18 x 19<br>Multiplier            | 27 x 27<br>Multiplier |  |   |
|         | SX 320       | 984                                 | 1,968                            | 984                   | 984  | 984   |
|         | SX 480       | 1,368                               | 2,736                            | 1,368                 | 1,368                                      | 1,368   |
|         | SX 570       | 1,523                               | 3,046                            | 1,523                 | 1,523                                      | 1,523   |
|         | SX 660       | 1,687                               | 3,374                            | 1,687                 | 1,687                                      | 1,687   |

Table 17. Resources for Floating-Point Arithmetic in Intel Arria 10 Devices

The table lists the variable-precision DSP resources by bit precision for each Intel Arria 10 device.

| Variant        | Product Line | Variable-<br>precision<br>DSP Block | Single<br>Precision<br>Floating-Point<br>Multiplication<br>Mode | Single-Precision<br>Floating-Point<br>Adder Mode | Single-<br>Precision<br>Floating-Point<br>Multiply<br>Accumulate<br>Mode | Peak Giga Floating- Point Operations per Second (GFLOPs) |
|----------------|--------------|-------------------------------------|---|--|--|--|
| Intel Arria 10 | GX 160       | 156                                 | 156   | 156  | 156  | 140  |
| GX             | GX 220       | 192                                 | 192   | 192  | 192  | 173  |
|                | GX 270       | 830                                 | 830   | 830  | 830  | 747  |
|                | GX 320       | 984                                 | 984   | 984  | 984  | 886  |
|                | GX 480       | 1,369                               | 1,368   | 1,368  | 1,368  | 1,231  |
|                | GX 570       | 1,523                               | 1,523   | 1,523  | 1,523  | 1,371  |
|                | GX 660       | 1,687                               | 1,687   | 1,687  | 1,687  | 1,518  |
|                | GX 900       | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366  |
|                | GX 1150      | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366  |
| Intel Arria 10 | GT 900       | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366  |
| GT             | GT 1150      | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366  |
| Intel Arria 10 | SX 160       | 156                                 | 156   | 156  | 156  | 140  |
| SX             | SX 220       | 192                                 | 192   | 192  | 192  | 173  |
|                | SX 270       | 830                                 | 830   | 830  | 830  | 747  |
|                | SX 320       | 984                                 | 984   | 984  | 984  | 886  |
|                | SX 480       | 1,369                               | 1,368   | 1,368  | 1,368  | 1,231  |
|                | SX 570       | 1,523                               | 1,523   | 1,523  | 1,523  | 1,371  |
|                | SX 660       | 1,687                               | 1,687   | 1,687  | 1,687  | 1,518  |

# **Embedded Memory Blocks**

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.



# **Types of Embedded Memory**

The Intel Arria 10 devices contain two types of memory blocks:

- 20 Kb M20K blocks—blocks of dedicated memory resources. The M20K blocks are ideal for larger memory arrays while still providing a large number of independent ports.
- 640 bit memory logic array blocks (MLABs)—enhanced memory blocks that are configured from dual-purpose logic array blocks (LABs). The MLABs are ideal for wide and shallow memory arrays. The MLABs are optimized for implementation of shift registers for digital signal processing (DSP) applications, wide and shallow FIFO buffers, and filter delay lines. Each MLAB is made up of ten adaptive logic modules (ALMs). In the Intel Arria 10 devices, you can configure these ALMs as ten 32 x 2 blocks, giving you one 32 x 20 simple dual-port SRAM block per MLAB.

# **Embedded Memory Capacity in Intel Arria 10 Devices**

Table 18. Embedded Memory Capacity and Distribution in Intel Arria 10 Devices

|                   | Product | M20K  |              | ML     | Total RAM Bit |        |
|-------------------|---------|-------|--------------|--------|---------------|--------|
| Variant           | Line    | Block | RAM Bit (Kb) | Block  | RAM Bit (Kb)  | (Kb)   |
| Intel Arria 10 GX | GX 160  | 440   | 8,800        | 1,680  | 1,050         | 9,850  |
|                   | GX 220  | 587   | 11,740       | 2,703  | 1,690         | 13,430 |
|                   | GX 270  | 750   | 15,000       | 3,922  | 2,452         | 17,452 |
|                   | GX 320  | 891   | 17,820       | 4,363  | 2,727         | 20,547 |
|                   | GX 480  | 1,431 | 28,620       | 6,662  | 4,164         | 32,784 |
|                   | GX 570  | 1,800 | 36,000       | 8,153  | 5,096         | 41,096 |
|                   | GX 660  | 2,131 | 42,620       | 9,260  | 5,788         | 48,408 |
|                   | GX 900  | 2,423 | 48,460       | 15,017 | 9,386         | 57,846 |
|                   | GX 1150 | 2,713 | 54,260       | 20,774 | 12,984        | 67,244 |
| Intel Arria 10 GT | GT 900  | 2,423 | 48,460       | 15,017 | 9,386         | 57,846 |
|                   | GT 1150 | 2,713 | 54,260       | 20,774 | 12,984        | 67,244 |
| Intel Arria 10 SX | SX 160  | 440   | 8,800        | 1,680  | 1,050         | 9,850  |
|                   | SX 220  | 587   | 11,740       | 2,703  | 1,690         | 13,430 |
|                   | SX 270  | 750   | 15,000       | 3,922  | 2,452         | 17,452 |
|                   | SX 320  | 891   | 17,820       | 4,363  | 2,727         | 20,547 |
|                   | SX 480  | 1,431 | 28,620       | 6,662  | 4,164         | 32,784 |
|                   | SX 570  | 1,800 | 36,000       | 8,153  | 5,096         | 41,096 |
|                   | SX 660  | 2,131 | 42,620       | 9,260  | 5,788         | 48,408 |



- Series (R<sub>S</sub>) and parallel (R<sub>T</sub>) on-chip termination (OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture

# **External Memory Interface**

Intel Arria 10 devices offer massive external memory bandwidth, with up to seven 32-bit DDR4 memory interfaces running at up to 2,400 Mbps. This bandwidth provides additional ease of design, lower power, and resource efficiencies of hardened high-performance memory controllers.

The memory interface within Intel Arria 10 FPGAs and SoCs delivers the highest performance and ease of use. You can configure up to a maximum width of 144 bits when using the hard or soft memory controllers. If required, you can bypass the hard memory controller and use a soft controller implemented in the user logic.

Each I/O contains a hardened DDR read/write path (PHY) capable of performing key memory interface functionality such as read/write leveling, FIFO buffering to lower latency and improve margin, timing calibration, and on-chip termination.

The timing calibration is aided by the inclusion of hard microcontrollers based on Intel's Nios® II technology, specifically tailored to control the calibration of multiple memory interfaces. This calibration allows the Intel Arria 10 device to compensate for any changes in process, voltage, or temperature either within the Intel Arria 10 device itself, or within the external memory device. The advanced calibration algorithms ensure maximum bandwidth and robust timing margin across all operating conditions.

In addition to parallel memory interfaces, Intel Arria 10 devices support serial memory technologies such as the Hybrid Memory Cube (HMC). The HMC is supported by the Intel Arria 10 high-speed serial transceivers which connect up to four HMC links, with each link running at data rates up to 15 Gbps.

#### **Related Information**

### External Memory Interface Spec Estimator

Provides a parametric tool that allows you to find and compare the performance of the supported external memory interfaces in IntelFPGAs.

### **Memory Standards Supported by Intel Arria 10 Devices**

The I/Os are designed to provide high performance support for existing and emerging external memory standards.



#### **Related Information**

#### Intel Arria 10 Device Datasheet

Lists the memory interface performance according to memory interface standards, rank or chip select configurations, and Intel Arria 10 device speed grades.

# PCIe Gen1, Gen2, and Gen3 Hard IP

Intel Arria 10 devices contain PCIe hard IP that is designed for performance and ease-of-use:

- Includes all layers of the PCIe stack—transaction, data link and physical layers.
- Supports PCIe Gen3, Gen2, and Gen1 Endpoint and Root Port in x1, x2, x4, or x8 lane configuration.
- Operates independently from the core logic—optional configuration via protocol (CvP) allows the PCIe link to power up and complete link training in less than 100 ms while the Intel Arria 10 device completes loading the programming file for the rest of the FPGA.
- Provides added functionality that makes it easier to support emerging features such as Single Root I/O Virtualization (SR-IOV) and optional protocol extensions.
- Provides improved end-to-end datapath protection using ECC.
- Supports FPGA configuration via protocol (CvP) using PCIe at Gen3, Gen2, or Gen1 speed.

#### **Related Information**

PCS Features on page 30

# **Enhanced PCS Hard IP for Interlaken and 10 Gbps Ethernet**

## **Interlaken Support**

The Intel Arria 10 enhanced PCS hard IP provides integrated Interlaken PCS supporting rates up to 25.8 Gbps per lane.

The Interlaken PCS is based on the proven functionality of the PCS developed for Intel's previous generation FPGAs, which demonstrated interoperability with Interlaken ASSP vendors and third-party IP suppliers. The Interlaken PCS is present in every transceiver channel in Intel Arria 10 devices.

#### **Related Information**

PCS Features on page 30

### **10 Gbps Ethernet Support**

The Intel Arria 10 enhanced PCS hard IP supports 10GBASE-R PCS compliant with IEEE 802.3 10 Gbps Ethernet (10GbE). The integrated hard IP support for 10GbE and the 10 Gbps transceivers save external PHY cost, board space, and system power.

### A10-OVERVIEW | 2018.04.09



The scalable hard IP supports multiple independent 10GbE ports while using a single PLL for all the 10GBASE-R PCS instantiations, which saves on core logic resources and clock networks:

- Simplifies multiport 10GbE systems compared to XAUI interfaces that require an external XAUI-to-10G PHY.
- Incorporates Electronic Dispersion Compensation (EDC), which enables direct connection to standard 10 Gbps XFP and SFP+ pluggable optical modules.
- Supports backplane Ethernet applications and includes a hard 10GBASE-KR Forward Error Correction (FEC) circuit that you can use for 10 Gbps and 40 Gbps applications.

The 10 Gbps Ethernet PCS hard IP and 10GBASE-KR FEC are present in every transceiver channel.

#### **Related Information**

PCS Features on page 30

### **Low Power Serial Transceivers**

Intel Arria 10 FPGAs and SoCs include lowest power transceivers that deliver high bandwidth, throughput and low latency.

Intel Arria 10 devices deliver the industry's lowest power consumption per transceiver channel:

- 12.5 Gbps transceivers at as low as 242 mW
- 10 Gbps transceivers at as low as 168 mW
- 6 Gbps transceivers at as low as 117 mW

Intel Arria 10 transceivers support various data rates according to application:

- Chip-to-chip and chip-to-module applications—from 1 Gbps up to 25.8 Gbps
- Long reach and backplane applications—from 1 Gbps up to 12.5 with advanced adaptive equalization
- Critical power sensitive applications—from 1 Gbps up to 11.3 Gbps using lower power modes

The combination of 20 nm process technology and architectural advances provide the following benefits:

- Significant reduction in die area and power consumption
- Increase of up to two times in transceiver I/O density compared to previous generation devices while maintaining optimal signal integrity
- Up to 72 total transceiver channels—you can configure up to 6 of these channels to run as fast as 25.8 Gbps
- All channels feature continuous data rate support up to the maximum rated speed



Each transceiver channel contains a channel PLL that can be used as the CMU PLL or clock data recovery (CDR) PLL. In CDR mode, the channel PLL recovers the receiver clock and data in the transceiver channel. Up to 80 independent data rates can be configured on a single Intel Arria 10 device.

Table 23. PMA Features of the Transceivers in Intel Arria 10 Devices

| Feature  | Capability   |
|--|--|
| Chip-to-Chip Data Rates                                    | 1 Gbps to 17.4 Gbps (Intel Arria 10 GX devices)<br>1 Gbps to 25.8 Gbps (Intel Arria 10 GT devices)   |
| Backplane Support  | Drive backplanes at data rates up to 12.5 Gbps   |
| Optical Module Support                                     | SFP+/SFP, XFP, CXP, QSFP/QSFP28, CFP/CFP2/CFP4   |
| Cable Driving Support                                      | SFP+ Direct Attach, PCI Express over cable, eSATA  |
| Transmit Pre-Emphasis                                      | 4-tap transmit pre-emphasis and de-emphasis to compensate for system channel loss  |
| Continuous Time Linear<br>Equalizer (CTLE)                 | Dual mode, high-gain, and high-data rate, linear receive equalization to compensate for system channel loss  |
| Decision Feedback Equalizer (DFE)                          | 7-fixed and 4-floating tap DFE to equalize backplane channel loss in the presence of crosstalk and noisy environments  |
| Variable Gain Amplifier                                    | Optimizes the signal amplitude prior to the CDR sampling and operates in fixed and adaptive modes  |
| Altera Digital Adaptive<br>Parametric Tuning (ADAPT)       | Fully digital adaptation engine to automatically adjust all link equalization parameters—including CTLE, DFE, and variable gain amplifier blocks—that provide optimal link margin without intervention from user logic |
| Precision Signal Integrity<br>Calibration Engine (PreSICE) | Hardened calibration controller to quickly calibrate all transceiver control parameters on power-up, which provides the optimal signal integrity and jitter performance  |
| Advanced Transmit (ATX)<br>PLL                             | Low jitter ATX (LC tank based) PLLs with continuous tuning range to cover a wide range of standard and proprietary protocols   |
| Fractional PLLs  | On-chip fractional frequency synthesizers to replace on-board crystal oscillators and reduce system cost   |
| Digitally Assisted Analog<br>CDR                           | Superior jitter tolerance with fast lock time  |
| Dynamic Partial<br>Reconfiguration                         | Allows independent control of the Avalon memory-mapped interface of each transceiver channel for the highest transceiver flexibility   |
| Multiple PCS-PMA and PCS-<br>PLD interface widths          | 8-, 10-, 16-, 20-, 32-, 40-, or 64-bit interface widths for flexibility of deserialization width, encoding, and reduced latency  |

# **PCS Features**

This table summarizes the Intel Arria 10 transceiver PCS features. You can use the transceiver PCS to support a wide range of protocols ranging from 1 Gbps to 25.8 Gbps.



### **System Peripherals and Debug Access Port**

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports ARM CoreSight debug and core traces to facilitate software development.

## **HPS-FPGA AXI Bridges**

The HPS-FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA) Advanced eXtensible Interface (AXI $^{\text{\tiny M}}$ ) specifications, consist of the following bridges:

- FPGA-to-HPS AMBA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA Avalon/AMBA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows
  the HPS to issue transactions to soft peripherals in the FPGA fabric. This bridge is
  primarily used for control and status register (CSR) accesses to peripherals in the
  FPGA fabric.

The HPS-FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS-FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

## **HPS SDRAM Controller Subsystem**

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon® Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

The HPS SDRAM controller supports up to 3 masters (command ports), 3x 64-bit read data ports and 3x 64-bit write data ports.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features.



# **FPGA Configuration and HPS Booting**

The FPGA fabric and HPS in the SoC FPGA must be powered at the same time. You can reduce the clock frequencies or gate the clocks to reduce dynamic power.

Once powered, the FPGA fabric and HPS can be configured independently thus providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or
  partially reconfigure the FPGA fabric at any time under software control. The HPS
  can also configure other FPGAs on the board through the FPGA configuration
  controller.
- Configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.

# **Hardware and Software Development**

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Platform Designer system integration tool in the Intel Quartus Prime software.

For software development, the ARM-based SoC FPGA devices inherit the rich software development ecosystem available for the ARM Cortex-A9 MPCore processor. The software development process for Intel SoC FPGAs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux\*, VxWorks\*, and other operating systems are available for the SoC FPGAs. For more information on the operating systems support availability, contact the Intel FPGA sales team.

You can begin device-specific firmware and software development on the Intel SoC FPGA Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

# **Dynamic and Partial Reconfiguration**

The Intel Arria 10 devices support dynamic and partial reconfiguration. You can use dynamic and partial reconfiguration simultaneously to enable seamless reconfiguration of both the device core and transceivers.

# **Dynamic Reconfiguration**

You can reconfigure the PMA and PCS blocks while the device continues to operate. This feature allows you to change the data rates, protocol, and analog settings of a channel in a transceiver bank without affecting on-going data transfer in other transceiver banks. This feature is ideal for applications that require dynamic multiprotocol or multirate support.

# **Partial Reconfiguration**

Using partial reconfiguration, you can reconfigure some parts of the device while keeping the device in operation.



Instead of placing all device functions in the FPGA fabric, you can store some functions that do not run simultaneously in external memory and load them only when required. This capability increases the effective logic density of the device, and lowers cost and power consumption.

In the Intel solution, you do not have to worry about intricate device architecture to perform a partial reconfiguration. The partial reconfiguration capability is built into the Intel Quartus Prime design software, making such time-intensive task simple.

Intel Arria 10 devices support partial reconfiguration in the following configuration options:

- Using an internal host:
  - All supported configuration modes where the FPGA has access to external memory devices such as serial and parallel flash memory.
  - Configuration via Protocol [CvP (PCIe)]
- Using an external host—passive serial (PS), fast passive parallel (FPP) x8, FPP x16, and FPP x32 I/O interface.

# **Enhanced Configuration and Configuration via Protocol**

Table 25. Configuration Schemes and Features of Intel Arria 10 Devices

Intel Arria 10 devices support 1.8 V programming voltage and several configuration schemes.

| Scheme   | Data<br>Width    | Max Clock<br>Rate<br>(MHz) | Max Data<br>Rate<br>(Mbps)<br>(13) | Decompression | Design<br>Security <sup>(1</sup><br>4) | Partial<br>Reconfiguration<br>(15) | Remote<br>System<br>Update                      |
|--|------------------|----------------------------|------------------------------------|---------------|--|------------------------------------|---|
| JTAG   | 1 bit            | 33                         | 33                                 | _             | _                                      | Yes <sup>(16)</sup>                | _   |
| Active Serial (AS)<br>through the<br>EPCQ-L<br>configuration<br>device | 1 bit,<br>4 bits | 100                        | 400                                | Yes           | Yes                                    | Yes <sup>(16)</sup>                | Yes   |
| Passive serial (PS)<br>through CPLD or<br>external<br>microcontroller  | 1 bit            | 100                        | 100                                | Yes           | Yes                                    | Yes <sup>(16)</sup>                | Parallel<br>Flash<br>Loader<br>(PFL) IP<br>core |
|  | continued        |                            |                                    |               |  |                                    | ntinued   |

<sup>(13)</sup> Enabling either compression or design security features affects the maximum data rate. Refer to the Intel Arria 10 Device Datasheet for more information.

<sup>(14)</sup> Encryption and compression cannot be used simultaneously.

<sup>(15)</sup> Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Intel for support.

<sup>(16)</sup> Partial configuration can be performed only when it is configured as internal host.



| Scheme   | Data<br>Width              | Max Clock<br>Rate<br>(MHz) | Max Data<br>Rate<br>(Mbps) | Decompression | Design<br>Security <sup>(1</sup><br>4) | Partial<br>Reconfiguration<br>(15) | Remote<br>System<br>Update |
|--|----------------------------|----------------------------|----------------------------|---------------|--|------------------------------------|----------------------------|
| Fast passive                                   | 8 bits                     | 100                        | 3200                       | Yes           | Yes                                    | Yes <sup>(17)</sup>                | PFL IP                     |
| parallel (FPP)<br>through CPLD or              | 16 bits                    |                            |                            | Yes           | Yes                                    |                                    | core                       |
| external<br>microcontroller                    | 32 bits                    |                            |                            | Yes           | Yes                                    |                                    |                            |
| Configuration via                              | 16 bits                    | 100                        | 3200                       | Yes           | Yes                                    | Yes <sup>(17)</sup>                | _                          |
| HPS  | 32 bits                    |                            |                            | Yes           | Yes                                    |                                    |                            |
| Configuration via<br>Protocol [CvP<br>(PCIe*)] | x1, x2,<br>x4, x8<br>lanes | _                          | 8000                       | Yes           | Yes                                    | Yes <sup>(16)</sup>                | _                          |

You can configure Intel Arria 10 devices through PCIe using Configuration via Protocol (CvP). The Intel Arria 10 CvP implementation conforms to the PCIe 100 ms power-up-to-active time requirement.

### **SEU Error Detection and Correction**

Intel Arria 10 devices offer robust and easy-to-use single-event upset (SEU) error detection and correction circuitry.

The detection and correction circuitry includes protection for Configuration RAM (CRAM) programming bits and user memories. The CRAM is protected by a continuously running CRC error detection circuit with integrated ECC that automatically corrects one or two errors and detects higher order multi-bit errors. When more than two errors occur, correction is available through reloading of the core programming file, providing a complete design refresh while the FPGA continues to operate.

The physical layout of the Intel Arria 10 CRAM array is optimized to make the majority of multi-bit upsets appear as independent single-bit or double-bit errors which are automatically corrected by the integrated CRAM ECC circuitry. In addition to the CRAM protection, the M20K memory blocks also include integrated ECC circuitry and are layout-optimized for error detection and correction. The MLAB does not have ECC.

# **Power Management**

Intel Arria 10 devices leverage the advanced 20 nm process technology, a low 0.9 V core power supply, an enhanced core architecture, and several optional power reduction techniques to reduce total power consumption by as much as 40% compared to Arria V devices and as much as 60% compared to Stratix V devices.

<sup>(13)</sup> Enabling either compression or design security features affects the maximum data rate. Refer to the Intel Arria 10 Device Datasheet for more information.

<sup>(14)</sup> Encryption and compression cannot be used simultaneously.

<sup>(15)</sup> Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Intel for support.

<sup>(17)</sup> Supported at a maximum clock rate of 100 MHz.



The optional power reduction techniques in Intel Arria 10 devices include:

- SmartVID—a code is programmed into each device during manufacturing that allows a smart regulator to operate the device at lower core V<sub>CC</sub> while maintaining performance
- **Programmable Power Technology**—non-critical timing paths are identified by the Intel Quartus Prime software and the logic in these paths is biased for low power instead of high performance
- **Low Static Power Options**—devices are available with either standard static power or low static power while maintaining performance

Furthermore, Intel Arria 10 devices feature Intel's industry-leading low power transceivers and include a number of hard IP blocks that not only reduce logic resources but also deliver substantial power savings compared to soft implementations. In general, hard IP blocks consume up to 90% less power than the equivalent soft logic implementations.

# **Incremental Compilation**

The Intel Quartus Prime software incremental compilation feature reduces compilation time and helps preserve performance to ease timing closure. The incremental compilation feature enables the partial reconfiguration flow for Intel Arria 10 devices.

Incremental compilation supports top-down, bottom-up, and team-based design flows. This feature facilitates modular, hierarchical, and team-based design flows where different designers compile their respective design sections in parallel. Furthermore, different designers or IP providers can develop and optimize different blocks of the design independently. These blocks can then be imported into the top level project.

# **Document Revision History for Intel Arria 10 Device Overview**

| Document<br>Version | Changes  |
|---------------------|--|
| 2018.04.09          | Updated the lowest $V_{CC}$ from 0.83 V to 0.82 V in the topic listing a summary of the device features. |

| Date         | Version    | Changes  |
|--------------|------------|--|
| January 2018 | 2018.01.17 | Updated the maximum data rate for HPS (Intel Arria 10 SX devices external memory interface DDR3 controller from 2,166 Mbps to 2,133 Mbps.                      |
|              |            | Updated maximum frequency supported for half rate QDRII and QDRII     + SRAM to 633 MHz in Memory Standards Supported by the Soft     Memory Controller table. |
|              |            | Updated transceiver backplane capability to 12.5 Gbps.   |
|              |            | Removed transceiver speed grade 5 in Sample Ordering Core and<br>Available Options for Intel Arria 10 GX Devices figure.                                       |
|              | ·          | continued  |

### A10-OVERVIEW | 2018.04.09



| September 2017  July 2017  July 2017  May 2017 | 2017.09.20<br>2017.07.13<br>2017.07.06<br>2017.05.08 | <ul> <li>Removed package code 40, low static power, SmartVID, industrial, and military operating temperature support from Sample Ordering Core and Available Options for Intel Arria 10 GT Devices figure.</li> <li>Updated short reach transceiver rate for Intel Arria 10 GT devices to 25.8 Gbps.</li> <li>Removed On-Die Instrumentation — EyeQ and Jitter Margin Tool support from PMA Features of the Transceivers in Intel Arria 10 Devices table.</li> <li>Updated the maximum speed of the DDR4 external memory interface from 1,333 MHz/2,666 Mbps to 1,200 MHz/2,400 Mbps.</li> <li>Corrected the automotive temperature range in the figure showing the available options for the Intel Arria 10 GX devices from "-40°C to 100°C" to "-40°C to 125°C".</li> <li>Added automotive temperature option to Intel Arria 10 GX device family.</li> </ul>   |
|--|--|--|
| July 2017 July 2017                            | 2017.07.13   | 1,333 MHz/2,666 Mbps to 1,200 MHz/2,400 Mbps.  Corrected the automotive temperature range in the figure showing the available options for the Intel Arria 10 GX devices from "-40°C to 100°C" to "-40°C to 125°C".  Added automotive temperature option to Intel Arria 10 GX device family.  |
| July 2017                                      | 2017.07.06   | available options for the Intel Arria 10 GX devices from "-40°C to 100°C" to "-40°C to 125°C".  Added automotive temperature option to Intel Arria 10 GX device family.  |
| •  |  | · · · · · · · · · · · · · · · · · · ·  |
| May 2017                                       | 2017.05.08   |  |
|  |  | <ul> <li>Corrected protocol names with "1588" to "IEEE 1588v2".</li> <li>Updated the vertical migration table to remove vertical migration between Intel Arria 10 GX and Intel Arria 10 SX device variants.</li> <li>Removed all "Preliminary" marks.</li> </ul>   |
| March 2017                                     | 2017.03.15   | <ul> <li>Removed the topic about migration from Intel Arria 10 to Intel Stratix<br/>10 devices.</li> <li>Rebranded as Intel.</li> </ul>  |
| October 2016                                   | 2016.10.31   | <ul> <li>Removed package F36 from Intel Arria 10 GX devices.</li> <li>Updated Intel Arria 10 GT sample ordering code and maximum GX transceiver count. Intel Arria 10 GT devices are available only in the SF45 package option with a maximum of 72 transceivers.</li> </ul>   |
| May 2016                                       | 2016.05.02   | <ul> <li>Updated the FPGA Configuration and HPS Booting topic.</li> <li>Remove V<sub>CC</sub> PowerManager from the Summary of Features, Power Management and Arria 10 Device Variants and packages topics. This feature is no longer supported in Arria 10 devices.</li> <li>Removed LPDDR3 from the Memory Standards Supported by the HPS Hard Memory Controller table in the Memory Standards Supported by Intel Arria 10 Devices topic. This standard is only supported by the FPGA.</li> <li>Removed transceiver speed grade 5 from the Device Variants and Packages topic for Arria 10 GX and SX devices.</li> </ul>   |
| February 2016                                  | 2016.02.11   | <ul> <li>Changed the maximum Arria 10 GT datarate to 25.8 Gbps and the minimum datarate to 1 Gbps globally.</li> <li>Revised the state for Core clock networks in the Summary of Features topic.</li> <li>Changed the transceiver parameters in the "Summary of Features for Arria 10 Devices" table.</li> <li>Changed the transceiver parameters in the "Maximum Resource Counts for Arria 10 GT Devices" table.</li> <li>Changed the package availability for GT devices in the "Package Plan for Arria 10 GT Devices" table.</li> <li>Changed the package configurations for GT devices in the "Migration Capability Across Arria 10 Product Lines" figure.</li> <li>Changed transceiver parameters in the "Low Power Serial Transceivers" section.</li> <li>Changed the transceiver descriptions in the "Device Variants for the Arria 10 Device Family" table.</li> <li>Changed the "Sample Ordering Code and Available Options for Arria 10 GT Devices" figure.</li> <li>Changed the datarates for GT devices in the "PMA Features" section.</li> <li>Changed the datarates for GT devices in the "PCS Features" section.</li> </ul> |

### Intel® Arria® 10 Device Overview

### A10-OVERVIEW | 2018.04.09



| Date          | Version    | Changes   |
|---------------|------------|---|
| August 2014   | 2014.08.18 | Updated Memory (Kb) M20K maximum resources for Arria 10 GX 660 devices from 42,660 to 42,620.   |
|               |            | Added GPIO columns consisting of LVDS I/O Bank and 3V I/O Bank in<br>the Package Plan table.  |
|               |            | Added how to use memory interface clock frequency higher than 533 MHz in the I/O vertical migration.  |
|               |            | Added information to clarify that RLDRAM3 support uses hard PHY with soft memory controller.  |
|               |            | Added variable precision DSP blocks support for floating-point arithmetic.  |
| June 2014     | 2014.06.19 | Updated number of dedicated I/Os in the HPS block to 17.  |
| February 2014 | 2014.02.21 | Updated transceiver speed grade options for GT devices in Figure 2.   |
| February 2014 | 2014.02.06 | Updated data rate for Arria 10 GT devices from 28.1 Gbps to 28.3 Gbps.  |
| December 2013 | 2013.12.10 | Updated the HPS memory standards support from LPDDR2 to LPDDR3.     Updated HPS block diagram to include dedicated HPS I/O and FPGA Configuration blocks as well as repositioned SD/SDIO/MMC, DMA, SPI and NAND Flash with ECC blocks . |
| December 2013 | 2013.12.02 | Initial release.  |