# E·XFL

## Intel - 10AX066K4F40E3LG Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 250540  |
| Number of Logic Elements/Cells | 660000  |
| Total RAM Bits                 | 49610752  |
| Number of I/O                  | 696   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.87V ~ 0.93V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 100°C (TJ)  |
| Package / Case                 | 1517-BBGA, FCBGA  |
| Supplier Device Package        | 1517-FCBGA (40x40)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/10ax066k4f40e3lg |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview

The Intel<sup>®</sup> Arria<sup>®</sup> 10 device family consists of high-performance and power-efficient 20 nm mid-range FPGAs and SoCs.

Intel Arria 10 device family delivers:

- Higher performance than the previous generation of mid-range and high-end FPGAs.
- Power efficiency attained through a comprehensive set of power-saving technologies.

The Intel Arria 10 devices are ideal for high performance, power-sensitive, midrange applications in diverse markets.

| Market                | Applications  |
|-----------------------|---|
| Wireless              | <ul><li>Channel and switch cards in remote radio heads</li><li>Mobile backhaul</li></ul>  |
| Wireline              | <ul> <li>40G/100G muxponders and transponders</li> <li>100G line cards</li> <li>Bridging</li> <li>Aggregation</li> </ul>            |
| Broadcast             | <ul> <li>Studio switches</li> <li>Servers and transport</li> <li>Videoconferencing</li> <li>Professional audio and video</li> </ul> |
| Computing and Storage | <ul><li>Flash cache</li><li>Cloud computing servers</li><li>Server acceleration</li></ul>   |
| Medical               | <ul><li>Diagnostic scanners</li><li>Diagnostic imaging</li></ul>  |
| Military              | <ul> <li>Missile guidance and control</li> <li>Radar</li> <li>Electronic warfare</li> <li>Secure communications</li> </ul>          |

#### Table 1. Sample Markets and Ideal Applications for Intel Arria 10 Devices

#### **Related Information**

Intel Arria 10 Device Handbook: Known Issues Lists the planned updates to the *Intel Arria 10 Device Handbook* chapters.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





| Feature                                    | Description  |         |  |  |  |  |
|--|--|---------|--|--|--|--|
| Low-power serial<br>transceivers           | <ul> <li>Continuous operating range: <ul> <li>Intel Arria 10 GX—1 Gbps to 17.4 Gbps</li> <li>Intel Arria 10 GT—1 Gbps to 25.8 Gbps</li> </ul> </li> <li>Backplane support: <ul> <li>Intel Arria 10 GX—up to 12.5</li> <li>Intel Arria 10 GT—up to 12.5</li> </ul> </li> <li>Extended range down to 125 Mbps with oversampling</li> <li>ATX transmit PLLs with user-configurable fractional synthesis capability</li> <li>Electronic Dispersion Compensation (EDC) support for XFP, SFP+, QSFP, and CFP optical module</li> <li>Adaptive linear and decision feedback equalization</li> <li>Transmitter pre-emphasis and de-emphasis</li> <li>Dynamic partial reconfiguration of individual transceiver channels</li> </ul> |         |  |  |  |  |
| HPS<br>(Intel Arria 10 SX<br>devices only) | Processor and system       • Dual-core ARM Cortex-A9 MPCore processor—1.2 GHz CPU with 1.5 GHz overdrive capability         • 256 KB on-chip RAM and 64 KB on-chip ROM         • System peripherals—general-purpose timers, watchdog timers, di memory access (DMA) controller, FPGA configuration manager, ar clock and reset managers         • Security features—anti-tamper, secure boot, Advanced Encryptior Standard (AES) and authentication (SHA)         • ARM CoreSight* JTAG debug access port, trace port, and on-chip trace storage   | nd<br>n |  |  |  |  |
|  | <ul> <li>External interfaces</li> <li>Hard memory interface—Hard memory controller (2,400 Mbps DE and 2,133 Mbps DDR3), Quad serial peripheral interface (QSPI) fl controller, NAND flash controller, direct memory access (DMA) controller, Secure Digital/MultiMediaCard (SD/MMC) controller</li> <li>Communication interface—10/100/1000 Ethernet media access control (MAC), USB On-The-GO (OTG) controllers, I<sup>2</sup>C controllers, UART 16550, serial peripheral interface (SPI), and up to 62 HPS GPIO interfaces (48 direct-share I/Os)</li> </ul>  | lash    |  |  |  |  |
|  | Interconnects to core       • High-performance ARM AMBA* AXI bus bridges that support simultaneous read and write         • HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to iss transactions to slaves in the HPS, and vice versa         • Configuration bridge that allows HPS configuration manager to configure the core logic via dedicated 32-bit configuration port         • FPGA-to-HPS SDRAM controller bridge—provides configuration interfaces for the multiport front end (MPFE) of the HPS SDRAM controller   |         |  |  |  |  |
| Configuration                              | <ul> <li>Tamper protection—comprehensive design protection to protect your valuable IP investment</li> <li>Enhanced 256-bit advanced encryption standard (AES) design security with authentication</li> <li>Configuration via protocol (CvP) using PCIe Gen1, Gen2, or Gen3</li> </ul>   |         |  |  |  |  |
|  | continue   | d       |  |  |  |  |

 $<sup>^{(2)}\,</sup>$  Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



| Feature            | Description   |
|--------------------|---|
|                    | <ul> <li>Dynamic reconfiguration of the transceivers and PLLs</li> <li>Fine-grained partial reconfiguration of the core fabric</li> <li>Active Serial x4 Interface</li> </ul>   |
| Power management   | <ul> <li>SmartVID</li> <li>Low static power device options</li> <li>Programmable Power Technology</li> <li>Intel Quartus Prime integrated power analysis</li> </ul>   |
| Software and tools | <ul> <li>Intel Quartus Prime design suite</li> <li>Transceiver toolkit</li> <li>Platform Designer system integration tool</li> <li>DSP Builder for Intel FPGAs</li> <li>OpenCL<sup>™</sup> support</li> <li>Intel SoC FPGA Embedded Design Suite (EDS)</li> </ul> |

## **Related Information**

#### Intel Arria 10 Transceiver PHY Overview Provides details on Intel Arria 10 transceivers.

## **Intel Arria 10 Device Variants and Packages**

## Table 4. Device Variants for the Intel Arria 10 Device Family

| Variant           | Description   |
|-------------------|---|
| Intel Arria 10 GX | FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.  |
| Intel Arria 10 GT | <ul> <li>FPGA featuring:</li> <li>17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.</li> <li>25.8 Gbps transceivers for supporting CAUI-4 and CEI-25G applications with CFP2 and CFP4 modules.</li> </ul> |
| Intel Arria 10 SX | SoC integrating ARM-based HPS and FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.  |

## **Intel Arria 10 GX**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

#### **Related Information**


## Intel FPGA Product Selector

Provides the latest information on Intel products.



## **Available Options**

## Figure 1. Sample Ordering Code and Available Options for Intel Arria 10 GX Devices



## **Related Information**

Transceiver Performance for Intel Arria 10 GX/SX Devices Provides more information about the transceiver speed grade.



## **Maximum Resources**

## Table 5.Maximum Resource Counts for Intel Arria 10 GX Devices (GX 160, GX 220, GX<br/>270, GX 320, and GX 480)

| Resource                     |                         |         |         | Product Line |         |         |
|------------------------------|-------------------------|---------|---------|--------------|---------|---------|
|                              |                         | GX 160  | GX 220  | GX 270       | GX 320  | GX 480  |
| Logic Elements (LE) (K)      |                         | 160     | 220     | 270          | 320     | 480     |
| ALM                          |                         | 61,510  | 80,330  | 101,620      | 119,900 | 183,590 |
| Register                     |                         | 246,040 | 321,320 | 406,480      | 479,600 | 734,360 |
| Memory (Kb)                  | M20K                    | 8,800   | 11,740  | 15,000       | 17,820  | 28,620  |
| MLAB                         |                         | 1,050   | 1,690   | 2,452        | 2,727   | 4,164   |
| Variable-precision DSP Block |                         | 156     | 192     | 830          | 985     | 1,368   |
| 18 x 19 Multipli             | er                      | 312     | 384     | 1,660        | 1,970   | 2,736   |
| PLL                          | Fractional<br>Synthesis | 6       | 6       | 8            | 8       | 12      |
|                              | I/O                     | 6       | 6       | 8            | 8       | 12      |
| 17.4 Gbps Trans              | sceiver                 | 12      | 12      | 24           | 24      | 36      |
| GPIO <sup>(3)</sup>          |                         | 288     | 288     | 384          | 384     | 492     |
| LVDS Pair <sup>(4)</sup>     |                         | 120     | 120     | 168          | 168     | 222     |
| PCIe Hard IP Block           |                         | 1       | 1       | 2            | 2       | 2       |
| Hard Memory C                | ontroller               | 6       | 6       | 8            | 8       | 12      |

<sup>&</sup>lt;sup>(3)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>&</sup>lt;sup>(4)</sup> Each LVDS I/O pair can be used as differential input or output.



## Table 6.Maximum Resource Counts for Intel Arria 10 GX Devices (GX 570, GX 660, GX 900, and GX 1150)

| Re                           | source                  |         | Produc      | t Line    |           |
|------------------------------|-------------------------|---------|-------------|-----------|-----------|
|                              |                         | GX 570  | GX 660      | GX 900    | GX 1150   |
| Logic Elements (LE) (K)      |                         | 570     | 570 660 900 |           | 1,150     |
| ALM                          |                         | 217,080 | 251,680     | 339,620   | 427,200   |
| Register                     |                         | 868,320 | 1,006,720   | 1,358,480 | 1,708,800 |
| Memory (Kb)                  | M20K                    | 36,000  | 42,620      | 48,460    | 54,260    |
|                              | MLAB                    | 5,096   | 5,788       | 9,386     | 12,984    |
| Variable-precision DSP Block |                         | 1,523   | 1,687       | 1,518     | 1,518     |
| 18 x 19 Multip               | 18 x 19 Multiplier      |         | 3,374       | 3,036     | 3,036     |
| PLL                          | Fractional<br>Synthesis | 16      | 16          | 32        | 32        |
|                              | I/O                     | 16      | 16          | 16        | 16        |
| 17.4 Gbps Trai               | nsceiver                | 48      | 48          | 96        | 96        |
| GPIO <sup>(3)</sup>          |                         | 696     | 696         | 768       | 768       |
| LVDS Pair <sup>(4)</sup>     |                         | 324     | 324         | 384       | 384       |
| PCIe Hard IP Block           |                         | 2       | 2           | 4         | 4         |
| Hard Memory                  | Controller              | 16      | 16          | 16        | 16        |

## Package Plan

## Table 7.Package Plan for Intel Arria 10 GX Devices (U19, F27, and F29)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | U19<br>(19 mm × 19 mm,<br>484-pin UBGA) |          | F27<br>(27 mm × 27 mm,<br>672-pin FBGA) |                       |     | F29<br>mm × 29 n<br>30-pin FBG/ |          |      |    |
|--------------|---|----------|---|-----------------------|-----|---------------------------------|----------|------|----|
|              | 3 V I/O                                 | LVDS I/O | XCVR                                    | 3 V I/O LVDS I/O XCVR |     | 3 V I/O                         | LVDS I/O | XCVR |    |
| GX 160       | 48                                      | 192      | 6                                       | 48                    | 192 | 12                              | 48       | 240  | 12 |
| GX 220       | 48                                      | 192      | 6                                       | 48                    | 192 | 12                              | 48       | 240  | 12 |
| GX 270       | -                                       | -        | _                                       | 48                    | 192 | 12                              | 48       | 312  | 12 |
| GX 320       | -                                       | -        | _                                       | 48                    | 192 | 12                              | 48       | 312  | 12 |
| GX 480       | _                                       | _        | _                                       | _                     | _   | _                               | 48       | 312  | 12 |



## **Maximum Resources**

#### Table 10. Maximum Resource Counts for Intel Arria 10 GT Devices

| Reso                         | urce                 | Produ     | ct Line           |
|------------------------------|----------------------|-----------|-------------------|
|                              |                      | GT 900    | GT 1150           |
| Logic Elements (LE) (K)      |                      | 900       | 1,150             |
| ALM                          |                      | 339,620   | 427,200           |
| Register                     |                      | 1,358,480 | 1,708,800         |
| Memory (Kb)                  | M20K                 | 48,460    | 54,260            |
|                              | MLAB                 | 9,386     | 12,984            |
| Variable-precision DSP Block |                      | 1,518     | 1,518             |
| 18 x 19 Multiplier           |                      | 3,036     | 3,036             |
| PLL                          | Fractional Synthesis | 32        | 32                |
|                              | I/O                  | 16        | 16                |
| Transceiver                  | 17.4 Gbps            | 72 (5)    | 72 <sup>(5)</sup> |
|                              | 25.8 Gbps            | 6         | 6                 |
| GPIO <sup>(6)</sup>          |                      | 624       | 624               |
| LVDS Pair <sup>(7)</sup>     |                      | 312       | 312               |
| PCIe Hard IP Block           |                      | 4         | 4                 |
| Hard Memory Controller       |                      | 16        | 16                |

## **Related Information**

#### Intel Arria 10 GT Channel Usage

Configuring GT/GX channels in Intel Arria 10 GT devices.

## Package Plan

## Table 11.Package Plan for Intel Arria 10 GT Devices

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | SF45<br>(45 mm × 45 mm, 1932-pin FBGA) |          |      |  |
|--------------|--|----------|------|--|
|              | 3 V I/O                                | LVDS I/O | XCVR |  |
| GT 900       | —                                      | 624      | 72   |  |
| GT 1150      | _                                      | 624      | 72   |  |

<sup>&</sup>lt;sup>(5)</sup> If all 6 GT channels are in use, 12 of the GX channels are not usable.

<sup>&</sup>lt;sup>(6)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>&</sup>lt;sup>(7)</sup> Each LVDS I/O pair can be used as differential input or output.



## I/O Vertical Migration for Intel Arria 10 Devices

## Figure 4. Migration Capability Across Intel Arria 10 Product Lines

- The arrows indicate the migration paths. The devices included in each vertical migration path are shaded. Devices with fewer resources in the same path have lighter shades.
- To achieve the full I/O migration across product lines in the same migration path, restrict I/Os and transceivers usage to match the product line with the lowest I/O and transceiver counts.
- An LVDS I/O bank in the source device may be mapped to a 3 V I/O bank in the target device. To use
  memory interface clock frequency higher than 533 MHz, assign external memory interface pins only to
  banks that are LVDS I/O in both devices.
- There may be nominal 0.15 mm package height difference between some product lines in the same package type.
  - Package Product Variant Line U19 F27 KF40 NF40 RF40 NF45 SF45 UF45 F29 F34 F35 GX 160 GX 220 GX 270 GX 320 Intel® Arria® 10 GX GX 480 GX 570 GX 660 GX 900 GX 1150 GT 900 Intel Arria 10 GT GT 1150 SX 160 SX 220 SX 270 Intel Arria 10 SX SX 320 SX 480 SX 570 SX 660
- Some migration paths are not shown in the Intel Quartus Prime software Pin Migration View.

*Note:* To verify the pin migration compatibility, use the **Pin Migration View** window in the Intel Quartus Prime software Pin Planner.

## **Adaptive Logic Module**

Intel Arria 10 devices use a 20 nm ALM as the basic building block of the logic fabric.

The ALM architecture is the same as the previous generation FPGAs, allowing for efficient implementation of logic functions and easy conversion of IP between the device generations.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than the traditional two-register per LUT architecture.



| Variant | Product Line | Variable-<br>precision | Independent In<br>Multiplicatio | put and Output<br>ns Operator | 18 x 19<br>Multiplier | 18 x 18<br>Multiplier                |
|---------|--------------|------------------------|---------------------------------|-------------------------------|-----------------------|--------------------------------------|
|         |              | DSP Block              | 18 x 19<br>Multiplier           | 27 x 27<br>Multiplier         | Adder Sum<br>Mode     | Adder<br>Summed with<br>36 bit Input |
|         | SX 320       | 984                    | 1,968                           | 984                           | 984                   | 984                                  |
|         | SX 480       | 1,368                  | 2,736                           | 1,368                         | 1,368                 | 1,368                                |
|         | SX 570       | 1,523                  | 3,046                           | 1,523                         | 1,523                 | 1,523                                |
|         | SX 660       | 1,687                  | 3,374                           | 1,687                         | 1,687                 | 1,687                                |

## Table 17. Resources for Floating-Point Arithmetic in Intel Arria 10 Devices

The table lists the variable-precision DSP resources by bit precision for each Intel Arria 10 device.

| Variant              | Product Line | Variable-<br>precision<br>DSP Block | Single<br>Precision<br>Floating-Point<br>Multiplication<br>Mode | Single-Precision<br>Floating-Point<br>Adder Mode | Single-<br>Precision<br>Floating-Point<br>Multiply<br>Accumulate<br>Mode | Peak<br>Giga Floating-<br>Point<br>Operations<br>per Second<br>(GFLOPs) |
|----------------------|--------------|-------------------------------------|---|--|--|---|
| Intel Arria 10<br>GX | GX 160       | 156                                 | 156   | 156  | 156  | 140   |
| GA                   | GX 220       | 192                                 | 192   | 192  | 192  | 173   |
|                      | GX 270       | 830                                 | 830   | 830  | 830  | 747   |
|                      | GX 320       | 984                                 | 984   | 984  | 984  | 886   |
|                      | GX 480       | 1,369                               | 1,368   | 1,368  | 1,368  | 1,231   |
|                      | GX 570       | 1,523                               | 1,523   | 1,523  | 1,523  | 1,371   |
|                      | GX 660       | 1,687                               | 1,687   | 1,687  | 1,687  | 1,518   |
|                      | GX 900       | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
|                      | GX 1150      | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
| Intel Arria 10       | GT 900       | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
| GT                   | GT 1150      | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
| Intel Arria 10       | SX 160       | 156                                 | 156   | 156  | 156  | 140   |
| SX                   | SX 220       | 192                                 | 192   | 192  | 192  | 173   |
|                      | SX 270       | 830                                 | 830   | 830  | 830  | 747   |
|                      | SX 320       | 984                                 | 984   | 984  | 984  | 886   |
|                      | SX 480       | 1,369                               | 1,368   | 1,368  | 1,368  | 1,231   |
|                      | SX 570       | 1,523                               | 1,523   | 1,523  | 1,523  | 1,371   |
|                      | SX 660       | 1,687                               | 1,687   | 1,687  | 1,687  | 1,518   |

## **Embedded Memory Blocks**

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.



- Series ( $R_S$ ) and parallel ( $R_T$ ) on-chip termination (OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture

## **External Memory Interface**

Intel Arria 10 devices offer massive external memory bandwidth, with up to seven 32bit DDR4 memory interfaces running at up to 2,400 Mbps. This bandwidth provides additional ease of design, lower power, and resource efficiencies of hardened highperformance memory controllers.

The memory interface within Intel Arria 10 FPGAs and SoCs delivers the highest performance and ease of use. You can configure up to a maximum width of 144 bits when using the hard or soft memory controllers. If required, you can bypass the hard memory controller and use a soft controller implemented in the user logic.

Each I/O contains a hardened DDR read/write path (PHY) capable of performing key memory interface functionality such as read/write leveling, FIFO buffering to lower latency and improve margin, timing calibration, and on-chip termination.

The timing calibration is aided by the inclusion of hard microcontrollers based on Intel's Nios<sup>®</sup> II technology, specifically tailored to control the calibration of multiple memory interfaces. This calibration allows the Intel Arria 10 device to compensate for any changes in process, voltage, or temperature either within the Intel Arria 10 device itself, or within the external memory device. The advanced calibration algorithms ensure maximum bandwidth and robust timing margin across all operating conditions.

In addition to parallel memory interfaces, Intel Arria 10 devices support serial memory technologies such as the Hybrid Memory Cube (HMC). The HMC is supported by the Intel Arria 10 high-speed serial transceivers which connect up to four HMC links, with each link running at data rates up to 15 Gbps.

## **Related Information**

#### External Memory Interface Spec Estimator

Provides a parametric tool that allows you to find and compare the performance of the supported external memory interfaces in IntelFPGAs.

## **Memory Standards Supported by Intel Arria 10 Devices**

The I/Os are designed to provide high performance support for existing and emerging external memory standards.



#### Table 20. Memory Standards Supported by the Hard Memory Controller

This table lists the overall capability of the hard memory controller. For specific details, refer to the External Memory Interface Spec Estimator and Intel Arria 10 Device Datasheet.

| Memory Standard | Rate Support | Ping Pong PHY Support | Maximum Frequency<br>(MHz) |
|-----------------|--------------|-----------------------|----------------------------|
| DDR4 SDRAM      | Quarter rate | Yes                   | 1,067                      |
|                 |              | _                     | 1,200                      |
| DDR3 SDRAM      | Half rate    | Yes                   | 533                        |
|                 |              | _                     | 667                        |
|                 | Quarter rate | Yes                   | 1,067                      |
|                 |              | _                     | 1,067                      |
| DDR3L SDRAM     | Half rate    | Yes                   | 533                        |
|                 |              | _                     | 667                        |
|                 | Quarter rate | Yes                   | 933                        |
|                 |              | _                     | 933                        |
| LPDDR3 SDRAM    | Half rate    | -                     | 533                        |
|                 | Quarter rate | _                     | 800                        |

## Table 21. Memory Standards Supported by the Soft Memory Controller

| Memory Standard             | Rate Support | Maximum Frequency<br>(MHz) |
|-----------------------------|--------------|----------------------------|
| RLDRAM 3 (11)               | Quarter rate | 1,200                      |
| QDR IV SRAM <sup>(11)</sup> | Quarter rate | 1,067                      |
| QDR II SRAM                 | Full rate    | 333                        |
|                             | Half rate    | 633                        |
| QDR II+ SRAM                | Full rate    | 333                        |
|                             | Half rate    | 633                        |
| QDR II+ Xtreme SRAM         | Full rate    | 333                        |
|                             | Half rate    | 633                        |

## Table 22. Memory Standards Supported by the HPS Hard Memory Controller

The hard processor system (HPS) is available in Intel Arria 10 SoC devices only.

| Memory Standard | Rate Support | Maximum Frequency<br>(MHz) |
|-----------------|--------------|----------------------------|
| DDR4 SDRAM      | Half rate    | 1,200                      |
| DDR3 SDRAM      | Half rate    | 1,067                      |
| DDR3L SDRAM     | Half rate    | 933                        |

<sup>&</sup>lt;sup>(11)</sup> Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



#### **Related Information**

#### Intel Arria 10 Device Datasheet

Lists the memory interface performance according to memory interface standards, rank or chip select configurations, and Intel Arria 10 device speed grades.

## PCIe Gen1, Gen2, and Gen3 Hard IP

Intel Arria 10 devices contain PCIe hard IP that is designed for performance and ease-of-use:

- Includes all layers of the PCIe stack—transaction, data link and physical layers.
- Supports PCIe Gen3, Gen2, and Gen1 Endpoint and Root Port in x1, x2, x4, or x8 lane configuration.
- Operates independently from the core logic—optional configuration via protocol (CvP) allows the PCIe link to power up and complete link training in less than 100 ms while the Intel Arria 10 device completes loading the programming file for the rest of the FPGA.
- Provides added functionality that makes it easier to support emerging features such as Single Root I/O Virtualization (SR-IOV) and optional protocol extensions.
- Provides improved end-to-end datapath protection using ECC.
- Supports FPGA configuration via protocol (CvP) using PCIe at Gen3, Gen2, or Gen1 speed.

#### **Related Information**

PCS Features on page 30

## **Enhanced PCS Hard IP for Interlaken and 10 Gbps Ethernet**

## **Interlaken Support**

The Intel Arria 10 enhanced PCS hard IP provides integrated Interlaken PCS supporting rates up to 25.8 Gbps per lane.

The Interlaken PCS is based on the proven functionality of the PCS developed for Intel's previous generation FPGAs, which demonstrated interoperability with Interlaken ASSP vendors and third-party IP suppliers. The Interlaken PCS is present in every transceiver channel in Intel Arria 10 devices.

#### **Related Information**

PCS Features on page 30

## **10 Gbps Ethernet Support**

The Intel Arria 10 enhanced PCS hard IP supports 10GBASE-R PCS compliant with IEEE 802.3 10 Gbps Ethernet (10GbE). The integrated hard IP support for 10GbE and the 10 Gbps transceivers save external PHY cost, board space, and system power.



Each transceiver channel contains a channel PLL that can be used as the CMU PLL or clock data recovery (CDR) PLL. In CDR mode, the channel PLL recovers the receiver clock and data in the transceiver channel. Up to 80 independent data rates can be configured on a single Intel Arria 10 device.

## Table 23. PMA Features of the Transceivers in Intel Arria 10 Devices

| Feature  | Capability  |
|--|---|
| Chip-to-Chip Data Rates                                    | 1 Gbps to 17.4 Gbps (Intel Arria 10 GX devices)<br>1 Gbps to 25.8 Gbps (Intel Arria 10 GT devices)  |
| Backplane Support  | Drive backplanes at data rates up to 12.5 Gbps  |
| Optical Module Support                                     | SFP+/SFP, XFP, CXP, QSFP/QSFP28, CFP/CFP2/CFP4  |
| Cable Driving Support                                      | SFP+ Direct Attach, PCI Express over cable, eSATA   |
| Transmit Pre-Emphasis                                      | 4-tap transmit pre-emphasis and de-emphasis to compensate for system channel loss   |
| Continuous Time Linear<br>Equalizer (CTLE)                 | Dual mode, high-gain, and high-data rate, linear receive equalization to compensate for system channel loss   |
| Decision Feedback Equalizer<br>(DFE)                       | 7-fixed and 4-floating tap DFE to equalize backplane channel loss in the presence of crosstalk and noisy environments   |
| Variable Gain Amplifier                                    | Optimizes the signal amplitude prior to the CDR sampling and operates in fixed and adaptive modes   |
| Altera Digital Adaptive<br>Parametric Tuning (ADAPT)       | Fully digital adaptation engine to automatically adjust all link equalization parameters—<br>including CTLE, DFE, and variable gain amplifier blocks—that provide optimal link margin<br>without intervention from user logic |
| Precision Signal Integrity<br>Calibration Engine (PreSICE) | Hardened calibration controller to quickly calibrate all transceiver control parameters on power-up, which provides the optimal signal integrity and jitter performance   |
| Advanced Transmit (ATX)<br>PLL                             | Low jitter ATX (LC tank based) PLLs with continuous tuning range to cover a wide range of standard and proprietary protocols  |
| Fractional PLLs  | On-chip fractional frequency synthesizers to replace on-board crystal oscillators and reduce system cost  |
| Digitally Assisted Analog<br>CDR                           | Superior jitter tolerance with fast lock time   |
| Dynamic Partial<br>Reconfiguration                         | Allows independent control of the Avalon memory-mapped interface of each transceiver channel for the highest transceiver flexibility  |
| Multiple PCS-PMA and PCS-<br>PLD interface widths          | 8-, 10-, 16-, 20-, 32-, 40-, or 64-bit interface widths for flexibility of deserialization width, encoding, and reduced latency   |

## **PCS Features**

This table summarizes the Intel Arria 10 transceiver PCS features. You can use the transceiver PCS to support a wide range of protocols ranging from 1 Gbps to 25.8 Gbps.



## Table 24.Improvements in 20 nm HPS

This table lists the key improvements of the 20 nm HPS compared to the 28 nm HPS.

| Advantages/<br>Improvements                                 | Description  |
|---|--|
| Increased performance and overdrive capability              | While the nominal processor frequency is 1.2 GHz, the 20 nm HPS offers an "overdrive" feature which enables a higher processor operating frequency. This requires a higher supply voltage value that is unique to the HPS and may require a separate regulator.  |
| Increased processor memory<br>bandwidth and DDR4<br>support | Up to 64-bit DDR4 memory at 2,400 Mbps support is available for the processor. The hard memory controller for the HPS comprises a multi-port front end that manages connections to a single port memory controller. The multi-port front end allows logic core and the HPS to share ports and thereby the available bandwidth of the memory controller.  |
| Flexible I/O sharing  | <ul> <li>An advanced I/O pin muxing scheme allows improved sharing of I/O between the HPS and the core logic. The following types of I/O are available for SoC:</li> <li>17 dedicated I/Os—physically located inside the HPS block and are not accessible to logic within the core. The 17 dedicated I/Os are used for HPS clock, resets, and interfacing with boot devices, QSPI, and SD/MMC.</li> </ul>  |
|   | • 48 direct shared I/O—located closest to the HPS block and are ideal for high speed HPS peripherals such as EMAC, USB, and others. There is one bank of 48 I/Os that supports direct sharing where the 48 I/Os can be shared 12 I/Os at a time.   |
|   | • Standard (shared) I/O—all standard I/Os can be shared by the HPS peripherals and any logic within the core. For designs where more than 48 I/Os are required to fully use all the peripherals in the HPS, these I/Os can be connected through the core logic.  |
| EMAC core   | Three EMAC cores are available in the HPS. The EMAC cores enable an application to support two redundant Ethernet connections; for example, backplane, or two EMAC cores for managing IEEE 1588 time stamp information while allowing a third EMAC core for debug and configuration. All three EMACs can potentially share the same time stamps, simplifying the 1588 time stamping implementation. A new serial time stamp interface allows core logic to access and read the time stamp values. The integrated EMAC controllers can be connected to external Ethernet PHY through the provided MDIO or $I^2C$ interface.   |
| On-chip memory  | The on-chip memory is updated to 256 KB support and can support larger data sets and real time algorithms.   |
| ECC enhancements  | Improvements in L2 Cache ECC management allow identification of errors down to the address level. ECC enhancements also enable improved error injection and status reporting via the introduction of new memory mapped access to syndrome and data signals.  |
| HPS to FPGA Interconnect<br>Backbone                        | Although the HPS and the Logic Core can operate independently, they are tightly coupled via a high-bandwidth system interconnect built from high-performance ARM AMBA AXI bus bridges. IP bus masters in the FPGA fabric have access to HPS bus slaves via the FPGA-to-HPS interconnect. Similarly, HPS bus masters have access to bus slaves in the core fabric via the HPS-to-FPGA bridge. Both bridges are AMBA AXI-3 compliant and support simultaneous read and write transactions. Up to three masters within the core fabric can share the HPS SDRAM controller with the processor. Additionally, the processor can be used to configure the core fabric under program control via a dedicated 32-bit configuration port. |
| FPGA configuration and HPS booting                          | The FPGA fabric and HPS in the SoCs are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power.<br>You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility.   |
| Security  | New security features have been introduced for anti-tamper management, secure boot, encryption (AES), and authentication (SHA).  |



## **System Peripherals and Debug Access Port**

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports ARM CoreSight debug and core traces to facilitate software development.

## **HPS-FPGA AXI Bridges**

The HPS–FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA) Advanced eXtensible Interface (AXI<sup>m</sup>) specifications, consist of the following bridges:

- FPGA-to-HPS AMBA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA Avalon/AMBA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows the HPS to issue transactions to soft peripherals in the FPGA fabric. This bridge is primarily used for control and status register (CSR) accesses to peripherals in the FPGA fabric.

The HPS–FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS–FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

#### **HPS SDRAM Controller Subsystem**

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon<sup>®</sup> Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

The HPS SDRAM controller supports up to 3 masters (command ports), 3x 64-bit read data ports and 3x 64-bit write data ports.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features.



| Scheme   | Data<br>Width              | Max Clock<br>Rate<br>(MHz) | Max Data<br>Rate<br>(Mbps)<br>(13) | Decompression | Design<br>Security <sup>(1</sup><br>4) | Partial<br>Reconfiguration<br>(15) | Remote<br>System<br>Update |
|--|----------------------------|----------------------------|------------------------------------|---------------|--|------------------------------------|----------------------------|
| Fast passive                                   | 8 bits                     | 100                        | 3200                               | Yes           | Yes                                    | Yes <sup>(17)</sup>                | PFL IP                     |
| parallel (FPP)<br>through CPLD or              | 16 bits                    | ]                          |                                    | Yes           | Yes                                    |                                    | core                       |
| external<br>microcontroller                    | 32 bits                    |                            |                                    | Yes           | Yes                                    |                                    |                            |
| Configuration via                              | 16 bits                    | 100                        | 3200                               | Yes           | Yes                                    | Yes <sup>(17)</sup>                | _                          |
| HPS  | 32 bits                    |                            |                                    | Yes           | Yes                                    |                                    |                            |
| Configuration via<br>Protocol [CvP<br>(PCIe*)] | x1, x2,<br>x4, x8<br>lanes | -                          | 8000                               | Yes           | Yes                                    | Yes <sup>(16)</sup>                | _                          |

You can configure Intel Arria 10 devices through PCIe using Configuration via Protocol (CvP). The Intel Arria 10 CvP implementation conforms to the PCIe 100 ms power-up-to-active time requirement.

## **SEU Error Detection and Correction**

Intel Arria 10 devices offer robust and easy-to-use single-event upset (SEU) error detection and correction circuitry.

The detection and correction circuitry includes protection for Configuration RAM (CRAM) programming bits and user memories. The CRAM is protected by a continuously running CRC error detection circuit with integrated ECC that automatically corrects one or two errors and detects higher order multi-bit errors. When more than two errors occur, correction is available through reloading of the core programming file, providing a complete design refresh while the FPGA continues to operate.

The physical layout of the Intel Arria 10 CRAM array is optimized to make the majority of multi-bit upsets appear as independent single-bit or double-bit errors which are automatically corrected by the integrated CRAM ECC circuitry. In addition to the CRAM protection, the M20K memory blocks also include integrated ECC circuitry and are layout-optimized for error detection and correction. The MLAB does not have ECC.

## **Power Management**

Intel Arria 10 devices leverage the advanced 20 nm process technology, a low 0.9 V core power supply, an enhanced core architecture, and several optional power reduction techniques to reduce total power consumption by as much as 40% compared to Arria V devices and as much as 60% compared to Stratix V devices.

<sup>&</sup>lt;sup>(13)</sup> Enabling either compression or design security features affects the maximum data rate. Refer to the Intel Arria 10 Device Datasheet for more information.

<sup>&</sup>lt;sup>(14)</sup> Encryption and compression cannot be used simultaneously.

<sup>&</sup>lt;sup>(15)</sup> Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Intel for support.

<sup>&</sup>lt;sup>(17)</sup> Supported at a maximum clock rate of 100 MHz.



The optional power reduction techniques in Intel Arria 10 devices include:

- SmartVID—a code is programmed into each device during manufacturing that allows a smart regulator to operate the device at lower core V<sub>CC</sub> while maintaining performance
- **Programmable Power Technology**—non-critical timing paths are identified by the Intel Quartus Prime software and the logic in these paths is biased for low power instead of high performance
- Low Static Power Options—devices are available with either standard static power or low static power while maintaining performance

Furthermore, Intel Arria 10 devices feature Intel's industry-leading low power transceivers and include a number of hard IP blocks that not only reduce logic resources but also deliver substantial power savings compared to soft implementations. In general, hard IP blocks consume up to 90% less power than the equivalent soft logic implementations.

## **Incremental Compilation**

The Intel Quartus Prime software incremental compilation feature reduces compilation time and helps preserve performance to ease timing closure. The incremental compilation feature enables the partial reconfiguration flow for Intel Arria 10 devices.

Incremental compilation supports top-down, bottom-up, and team-based design flows. This feature facilitates modular, hierarchical, and team-based design flows where different designers compile their respective design sections in parallel. Furthermore, different designers or IP providers can develop and optimize different blocks of the design independently. These blocks can then be imported into the top level project.

## **Document Revision History for Intel Arria 10 Device Overview**

| Document<br>Version | Changes  |
|---------------------|--|
| 2018.04.09          | Updated the lowest $V_{CC}$ from 0.83 V to 0.82 V in the topic listing a summary of the device features. |

| Date         | Version    | Changes  |
|--------------|------------|--|
| January 2018 | 2018.01.17 | • Updated the maximum data rate for HPS (Intel Arria 10 SX devices external memory interface DDR3 controller from 2,166 Mbps to 2,133 Mbps.  |
|              |            | <ul> <li>Updated maximum frequency supported for half rate QDRII and QDRII<br/>+ SRAM to 633 MHz in <i>Memory Standards Supported by the Soft</i><br/><i>Memory Controller</i> table.</li> </ul> |
|              |            | Updated transceiver backplane capability to 12.5 Gbps.   |
|              |            | • Removed transceiver speed grade 5 in <i>Sample Ordering Core and Available Options for Intel Arria 10 GX Devices</i> figure.   |
|              | 1          | continued  |

#### Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview A10-OVERVIEW | 2018.04.09



| September 2017<br>July 2017<br>July 2017<br>May 2017<br>May 2017 | 2017.09.20<br>2017.07.13<br>2017.07.06<br>2017.05.08 | <ul> <li>Removed package code 40, low static power, SmartVID, industrial, and military operating temperature support from <i>Sample Ordering Core and Available Options for Intel Arria 10 GT Devices</i> figure.</li> <li>Updated short reach transceiver rate for Intel Arria 10 GT devices to 25.8 Gbps.</li> <li>Removed On-Die Instrumentation — EyeQ and Jitter Margin Tool support from <i>PMA Features of the Transceivers in Intel Arria 10 Devices</i> table.</li> <li>Updated the maximum speed of the DDR4 external memory interface from 1,333 MHz/2,666 Mbps to 1,200 MHz/2,400 Mbps.</li> <li>Corrected the automotive temperature range in the figure showing the available options for the Intel Arria 10 GX devices from "-40°C to 125°C".</li> <li>Added automotive temperature option to Intel Arria 10 GX device family.</li> <li>Corrected protocol names with "1588" to "IEEE 1588v2".</li> <li>Updated the vertical migration table to remove vertical migration between Intel Arria 10 GX and Intel Arria 10 SX device variants.</li> </ul> |
|--|--|--|
| July 2017<br>July 2017<br>May 2017                               | 2017.07.13<br>2017.07.06                             | <ul> <li>1,333 MHz/2,666 Mbps to 1,200 MHz/2,400 Mbps.</li> <li>Corrected the automotive temperature range in the figure showing the available options for the Intel Arria 10 GX devices from "-40°C to 100°C" to "-40°C to 125°C".</li> <li>Added automotive temperature option to Intel Arria 10 GX device family.</li> <li>Corrected protocol names with "1588" to "IEEE 1588v2".</li> <li>Updated the vertical migration table to remove vertical migration</li> </ul>   |
| July 2017<br>May 2017  | 2017.07.06   | <ul> <li>available options for the Intel Arria 10 GX devices from "-40°C to 100°C"<br/>to "-40°C to 125°C".</li> <li>Added automotive temperature option to Intel Arria 10 GX device family.</li> <li>Corrected protocol names with "1588" to "IEEE 1588v2".</li> <li>Updated the vertical migration table to remove vertical migration</li> </ul>   |
| May 2017   |  | <ul> <li>Corrected protocol names with "1588" to "IEEE 1588v2".</li> <li>Updated the vertical migration table to remove vertical migration</li> </ul>  |
|  | 2017.05.08   | Updated the vertical migration table to remove vertical migration  |
| March 2017   |  | Removed all "Preliminary" marks.   |
|  | 2017.03.15   | <ul> <li>Removed the topic about migration from Intel Arria 10 to Intel Stratix<br/>10 devices.</li> <li>Rebranded as Intel.</li> </ul>  |
| October 2016   | 2016.10.31   | <ul> <li>Removed package F36 from Intel Arria 10 GX devices.</li> <li>Updated Intel Arria 10 GT sample ordering code and maximum GX transceiver count. Intel Arria 10 GT devices are available only in the SF45 package option with a maximum of 72 transceivers.</li> </ul>   |
| May 2016   | 2016.05.02   | <ul> <li>Updated the FPGA Configuration and HPS Booting topic.</li> <li>Remove V<sub>CC</sub> PowerManager from the Summary of Features, Power Management and Arria 10 Device Variants and packages topics. This feature is no longer supported in Arria 10 devices.</li> <li>Removed LPDDR3 from the Memory Standards Supported by the HPS Hard Memory Controller table in the Memory Standards Supported by Intel Arria 10 Devices topic. This standard is only supported by the FPGA.</li> <li>Removed transceiver speed grade 5 from the Device Variants and Packages topic for Arria 10 GX and SX devices.</li> </ul>   |
| February 2016  | 2016.02.11   | <ul> <li>Changed the maximum Arria 10 GT datarate to 25.8 Gbps and the minimum datarate to 1 Gbps globally.</li> <li>Revised the state for Core clock networks in the Summary of Features topic.</li> <li>Changed the transceiver parameters in the "Summary of Features for Arria 10 Devices" table.</li> <li>Changed the transceiver parameters in the "Maximum Resource Counts for Arria 10 GT Devices" table.</li> <li>Changed the package availability for GT devices in the "Package Plan for Arria 10 GT Devices" table.</li> <li>Changed the package configurations for GT devices in the "Migration Capability Across Arria 10 Product Lines" figure.</li> <li>Changed the transceiver descriptions in the "Device Variants for the Arria 10 Device Family" table.</li> <li>Changed the "Sample Ordering Code and Available Options for Arria 10 GT Devices" figure.</li> <li>Changed the datarates for GT devices in the "PMA Features" section.</li> <li>Changed the datarates for GT devices in the "PCS Features" section.</li> </ul>                   |

## Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview A10-OVERVIEW | 2018.04.09



| Date           | Version    | Changes  |
|----------------|------------|--|
| December 2015  | 2015.12.14 | • Updated the number of M20K memory blocks for Arria 10 GX 660 from 2133 to 2131 and corrected the total RAM bit from 48,448 Kb to 48,408 Kb.  |
|                |            | Corrected the number of DSP blocks for Arria 10 GX 660 from 1688 to 1687 in the table listing floating-point arithmetic resources.   |
| November 2015  | 2015.11.02 | • Updated the maximum resources for Arria 10 GX 220, GX 320, GX 480, GX 660, SX 220, SX 320, SX 480, and SX 660.   |
|                |            | <ul> <li>Updated resource count for Arria 10 GX 320, GX 480, GX 660, SX 320,<br/>SX 480, a SX 660 devices in Number of Multipliers in Intel Arria 10<br/>Devices table.</li> </ul>   |
|                |            | <ul><li>Updated the available options for Arria 10 GX, GT, and SX.</li><li>Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li></ul>   |
| June 2015      | 2015.06.15 | Corrected label for Intel Arria 10 GT product lines in the vertical migration figure.  |
| May 2015       | 2015.05.15 | Corrected the DDR3 half rate and quarter rate maximum frequencies in the table that lists the memory standards supported by the Intel Arria 10 hard memory controller.   |
| May 2015       | 2015.05.04 | <ul> <li>Added support for 13.5G JESD204b in the Summary of Features table.</li> <li>Added a link to Arria 10 GT Channel Usage in the Arria 10 GT Package Plan topic.</li> </ul>   |
|                |            | Added a note to the table, Maximum Resource Counts for Arria 10 GT devices.  |
|                |            | Updated the power requirements of the transceivers in the Low Power<br>Serial Transceivers topic.  |
| January 2015   | 2015.01.23 | Added floating point arithmetic features in the Summary of Features table.   |
|                |            | • Updated the total embedded memory from 38.38 megabits (Mb) to 65.6 Mb.   |
|                |            | Updated the table that lists the memory standards supported by Intel<br>Arria 10 devices.  |
|                |            | <ul> <li>Removed support for DDR3U, LPDDR3 SDRAM, RLDRAM 2, and DDR2.</li> <li>Moved RLDRAM 3 support from hard memory controller to soft memory controller. RLDRAM 3 support uses hard PHY with soft memory controller.</li> </ul>    |
|                |            | Added soft memory controller support for QDR IV.   |
|                |            | • Updated the maximum resource count table to include the number of hard memory controllers available in each device variant.  |
|                |            | <ul> <li>Updated the transceiver PCS data rate from 12.5 Gbps to 12 Gbps.</li> <li>Updated the max clock rate of PS, FPP x8, FPP x16, and Configuration</li> </ul>   |
|                |            | via HPS from 125 MHz to 100 MHz.   |
|                |            | <ul> <li>Added a feature for fractional synthesis PLLs: PLL cascading.</li> <li>Updated the HPS programmable general-purpose I/Os from 54 to 62.</li> </ul>  |
| September 2014 | 2014.09.30 | Corrected the 3 V I/O and LVDS I/O counts for F35 and F36 packages   |
|                |            | <ul> <li>of Arria 10 GX.</li> <li>Corrected the 3 V I/O, LVDS I/O, and transceiver counts for the NF40 package of the Arria CX 570 and 660.</li> </ul>   |
|                |            | <ul> <li>package of the Arria GX 570 and 660.</li> <li>Removed 3 V I/O, LVDS I/O, and transceiver counts for the NF40 package of the Arria GX 900 and 1150. The NF40 package is not available for Arria 10 GX 900 and 1150.</li> </ul> |
|                |            | continued  |

## Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview A10-OVERVIEW | 2018.04.09



| Date          | Version    | Changes  |
|---------------|------------|--|
| August 2014   | 2014.08.18 | Updated Memory (Kb) M20K maximum resources for Arria 10 GX 660 devices from 42,660 to 42,620.  |
|               |            | <ul> <li>Added GPIO columns consisting of LVDS I/O Bank and 3V I/O Bank in<br/>the Package Plan table.</li> </ul>  |
|               |            | • Added how to use memory interface clock frequency higher than 533 MHz in the I/O vertical migration.   |
|               |            | <ul> <li>Added information to clarify that RLDRAM3 support uses hard PHY with<br/>soft memory controller.</li> </ul>   |
|               |            | Added variable precision DSP blocks support for floating-point arithmetic.   |
| June 2014     | 2014.06.19 | Updated number of dedicated I/Os in the HPS block to 17.   |
| February 2014 | 2014.02.21 | Updated transceiver speed grade options for GT devices in Figure 2.  |
| February 2014 | 2014.02.06 | Updated data rate for Arria 10 GT devices from 28.1 Gbps to 28.3 Gbps.   |
| December 2013 | 2013.12.10 | <ul> <li>Updated the HPS memory standards support from LPDDR2 to LPDDR3.</li> <li>Updated HPS block diagram to include dedicated HPS I/O and FPGA<br/>Configuration blocks as well as repositioned SD/SDIO/MMC, DMA, SPI<br/>and NAND Flash with ECC blocks .</li> </ul> |
| December 2013 | 2013.12.02 | Initial release.   |