# E·XFL

## Intel - 10AX066N2F40E1SG Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Discontinued at Digi-Key                                    |
|--------------------------------|---|
| Number of LABs/CLBs            | 250540  |
| Number of Logic Elements/Cells | 660000  |
| Total RAM Bits                 | 49610752  |
| Number of I/O                  | 588   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.87V ~ 0.98V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 100°C (TJ)  |
| Package / Case                 | 1517-BBGA, FCBGA  |
| Supplier Device Package        | 1517-FCBGA (40x40)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/10ax066n2f40e1sg |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview

The Intel<sup>®</sup> Arria<sup>®</sup> 10 device family consists of high-performance and power-efficient 20 nm mid-range FPGAs and SoCs.

Intel Arria 10 device family delivers:

- Higher performance than the previous generation of mid-range and high-end FPGAs.
- Power efficiency attained through a comprehensive set of power-saving technologies.

The Intel Arria 10 devices are ideal for high performance, power-sensitive, midrange applications in diverse markets.

| Market                | Applications  |
|-----------------------|---|
| Wireless              | <ul><li>Channel and switch cards in remote radio heads</li><li>Mobile backhaul</li></ul>  |
| Wireline              | <ul> <li>40G/100G muxponders and transponders</li> <li>100G line cards</li> <li>Bridging</li> <li>Aggregation</li> </ul>            |
| Broadcast             | <ul> <li>Studio switches</li> <li>Servers and transport</li> <li>Videoconferencing</li> <li>Professional audio and video</li> </ul> |
| Computing and Storage | <ul><li>Flash cache</li><li>Cloud computing servers</li><li>Server acceleration</li></ul>   |
| Medical               | <ul><li>Diagnostic scanners</li><li>Diagnostic imaging</li></ul>  |
| Military              | <ul> <li>Missile guidance and control</li> <li>Radar</li> <li>Electronic warfare</li> <li>Secure communications</li> </ul>          |

#### Table 1. Sample Markets and Ideal Applications for Intel Arria 10 Devices

#### **Related Information**

Intel Arria 10 Device Handbook: Known Issues Lists the planned updates to the *Intel Arria 10 Device Handbook* chapters.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





## **Key Advantages of Intel Arria 10 Devices**

## Table 2. Key Advantages of the Intel Arria 10 Device Family

| Advantage   | Supporting Feature   |
|---|--|
| Enhanced core architecture  | <ul> <li>Built on TSMC's 20 nm process technology</li> <li>60% higher performance than the previous generation of mid-range FPGAs</li> <li>15% higher performance than the fastest previous-generation FPGA</li> </ul>   |
| High-bandwidth integrated transceivers  | <ul> <li>Short-reach rates up to 25.8 Gigabits per second (Gbps)</li> <li>Backplane capability up to 12.5 Gbps</li> <li>Integrated 10GBASE-KR and 40GBASE-KR4 Forward Error Correction (FEC)</li> </ul>  |
| Improved logic integration and hard IP blocks   | <ul> <li>8-input adaptive logic module (ALM)</li> <li>Up to 65.6 megabits (Mb) of embedded memory</li> <li>Variable-precision digital signal processing (DSP) blocks</li> <li>Fractional synthesis phase-locked loops (PLLs)</li> <li>Hard PCI Express Gen3 IP blocks</li> <li>Hard memory controllers and PHY up to 2,400 Megabits per second (Mbps)</li> </ul> |
| Second generation hard<br>processor system (HPS) with<br>integrated ARM* Cortex*-A9*<br>MPCore* processor | <ul> <li>Tight integration of a dual-core ARM Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Intel Arria 10 system-on-a-chip (SoC)</li> <li>Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric</li> </ul>  |
| Advanced power savings  | <ul> <li>Comprehensive set of advanced power saving features</li> <li>Power-optimized MultiTrack routing and core architecture</li> <li>Up to 40% lower power compared to previous generation of mid-range FPGAs</li> <li>Up to 60% lower power compared to previous generation of high-end FPGAs</li> </ul>   |

## **Summary of Intel Arria 10 Features**

## Table 3. Summary of Features for Intel Arria 10 Devices

| Feature                         | Description  |
|---------------------------------|--|
| Technology                      | <ul> <li>TSMC's 20-nm SoC process technology</li> <li>Allows operation at a lower V<sub>CC</sub> level of 0.82 V instead of the 0.9 V standard V<sub>CC</sub> core voltage</li> </ul>  |
| Packaging                       | <ul> <li>1.0 mm ball-pitch Fineline BGA packaging</li> <li>0.8 mm ball-pitch Ultra Fineline BGA packaging</li> <li>Multiple devices with identical package footprints for seamless migration between different FPGA densities</li> <li>Devices with compatible package footprints allow migration to next generation high-end Stratix<sup>®</sup> 10 devices</li> <li>RoHS, leaded<sup>(1)</sup>, and lead-free (Pb-free) options</li> </ul> |
| High-performance<br>FPGA fabric | <ul> <li>Enhanced 8-input ALM with four registers</li> <li>Improved multi-track routing architecture to reduce congestion and improve compilation time</li> <li>Hierarchical core clocking architecture</li> <li>Fine-grained partial reconfiguration</li> </ul>   |
| Internal memory<br>blocks       | <ul> <li>M20K—20-Kb memory blocks with hard error correction code (ECC)</li> <li>Memory logic array block (MLAB)—640-bit memory</li> </ul>   |
|                                 | continued  |

<sup>&</sup>lt;sup>(1)</sup> Contact Intel for availability.



| Feature                              |  | Description  |  |  |  |
|--------------------------------------|--|--|--|--|--|
| Embedded Hard IP<br>blocks           | Variable-precision DSP   | <ul> <li>Native support for signal processing precision levels from 18 x 19 to 54 x 54</li> <li>Native support for 27 x 27 multiplier mode</li> <li>64-bit accumulator and cascade for systolic finite impulse responses (FIRs)</li> <li>Internal coefficient memory banks</li> <li>Preadder/subtractor for improved efficiency</li> <li>Additional pipeline register to increase performance and reduce power</li> <li>Supports floating point arithmetic:         <ul> <li>Perform multiplication, addition, subtraction, multiply-add, multiply-subtract, and complex multiplication.</li> <li>Supports multiplication with accumulation capability, cascade summation, and cascade subtraction capability.</li> <li>Dynamic accumulator reset control.</li> <li>Support direct vector dot and complex multiplication chaining multiply floating point DSP blocks.</li> </ul> </li> </ul> |  |  |  |
|                                      | Memory controller  | DDR4, DDR3, and DDR3L  |  |  |  |
|                                      | PCI Express*   | PCI Express (PCIe*) Gen3 (x1, x2, x4, or x8), Gen2 (x1, x2, x4, or x8) and Gen1 (x1, x2, x4, or x8) hard IP with complete protocol stack, endpoint, and root port  |  |  |  |
|                                      | Transceiver I/O  | <ul> <li>10GBASE-KR/40GBASE-KR4 Forward Error Correction (FEC)</li> <li>PCS hard IPs that support: <ul> <li>10-Gbps Ethernet (10GbE)</li> <li>PCIe PIPE interface</li> <li>Interlaken</li> <li>Gbps Ethernet (GbE)</li> <li>Common Public Radio Interface (CPRI) with deterministic latency support</li> <li>Gigabit-capable passive optical network (GPON) with fast lock-time support</li> </ul> </li> <li>13.5G JESD204b</li> <li>8B/10B, 64B/66B, 64B/67B encoders and decoders</li> <li>Custom mode support for proprietary protocols</li> </ul>  |  |  |  |
| Core clock networks                  | <ul> <li>667 MHz externa</li> <li>800 MHz LVDS in</li> <li>Global, regional, and</li> </ul>  | c clocking, depending on the application:<br>I memory interface clocking with 2,400 Mbps DDR4 interface<br>terface clocking with 1,600 Mbps LVDS interface<br>I peripheral clock networks<br>are not used can be gated to reduce dynamic power   |  |  |  |
| Phase-locked loops<br>(PLLs)         | <ul> <li>High-resolution fractional synthesis PLLs:         <ul> <li>Precision clock synthesis, clock delay compensation, and zero delay buffering (ZDB)</li> <li>Support integer mode and fractional mode</li> <li>Fractional mode support with third-order delta-sigma modulation</li> </ul> </li> <li>Integer PLLs:         <ul> <li>Adjacent to general purpose I/Os</li> <li>Support external memory and LVDS interfaces</li> </ul> </li> </ul> |  |  |  |  |
| FPGA General-purpose<br>I/Os (GPIOs) | On-chip termination  | ry pair can be configured as receiver or transmitter<br>(OCT)<br>-ended LVTTL/LVCMOS interfacing   |  |  |  |
| External Memory<br>Interface         | <ul> <li>DDR4—speeds up</li> <li>DDR3—speeds up</li> </ul>   | Iller— DDR4, DDR3, and DDR3L support<br>to 1,200 MHz/2,400 Mbps<br>to 1,067 MHz/2,133 Mbps<br>Ier—provides support for RLDRAM 3 <sup>(2)</sup> , QDR IV <sup>(2)</sup> , and QDR II+<br><b>continued</b>   |  |  |  |



| Feature                                    | Description  |         |  |  |  |  |
|--|--|---------|--|--|--|--|
| Low-power serial<br>transceivers           | <ul> <li>Continuous operating range: <ul> <li>Intel Arria 10 GX-1 Gbps to 17.4 Gbps</li> <li>Intel Arria 10 GT-1 Gbps to 25.8 Gbps</li> </ul> </li> <li>Backplane support: <ul> <li>Intel Arria 10 GT-up to 12.5</li> <li>Intel Arria 10 GT-up to 12.5</li> </ul> </li> <li>Extended range down to 125 Mbps with oversampling</li> <li>ATX transmit PLLs with user-configurable fractional synthesis capability</li> <li>Electronic Dispersion Compensation (EDC) support for XFP, SFP+, QSFP, and CFP optical module</li> <li>Adaptive linear and decision feedback equalization</li> <li>Transmitter pre-emphasis and de-emphasis</li> <li>Dynamic partial reconfiguration of individual transceiver channels</li> </ul> |         |  |  |  |  |
| HPS<br>(Intel Arria 10 SX<br>devices only) | Processor and system       • Dual-core ARM Cortex-A9 MPCore processor—1.2 GHz CPU with 1.5 GHz overdrive capability         • 256 KB on-chip RAM and 64 KB on-chip ROM         • System peripherals—general-purpose timers, watchdog timers, di memory access (DMA) controller, FPGA configuration manager, ar clock and reset managers         • Security features—anti-tamper, secure boot, Advanced Encryptior Standard (AES) and authentication (SHA)         • ARM CoreSight* JTAG debug access port, trace port, and on-chip trace storage   | nd<br>n |  |  |  |  |
|  | <ul> <li>External interfaces</li> <li>Hard memory interface—Hard memory controller (2,400 Mbps DE and 2,133 Mbps DDR3), Quad serial peripheral interface (QSPI) fl controller, NAND flash controller, direct memory access (DMA) controller, Secure Digital/MultiMediaCard (SD/MMC) controller</li> <li>Communication interface—10/100/1000 Ethernet media access control (MAC), USB On-The-GO (OTG) controllers, I<sup>2</sup>C controllers, UART 16550, serial peripheral interface (SPI), and up to 62 HPS GPIO interfaces (48 direct-share I/Os)</li> </ul>  | lash    |  |  |  |  |
|  | Interconnects to core       • High-performance ARM AMBA* AXI bus bridges that support simultaneous read and write         • HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to iss transactions to slaves in the HPS, and vice versa         • Configuration bridge that allows HPS configuration manager to configure the core logic via dedicated 32-bit configuration port         • FPGA-to-HPS SDRAM controller bridge—provides configuration interfaces for the multiport front end (MPFE) of the HPS SDRAM controller   |         |  |  |  |  |
| Configuration                              | <ul> <li>Tamper protection—comprehensive design protection to protect your valuable IP investment</li> <li>Enhanced 256-bit advanced encryption standard (AES) design security with authentication</li> <li>Configuration via protocol (CvP) using PCIe Gen1, Gen2, or Gen3</li> </ul>   |         |  |  |  |  |
|  | continue   | d       |  |  |  |  |

 $<sup>^{(2)}\,</sup>$  Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



## **Available Options**

## Figure 1. Sample Ordering Code and Available Options for Intel Arria 10 GX Devices



## **Related Information**

Transceiver Performance for Intel Arria 10 GX/SX Devices Provides more information about the transceiver speed grade.



## **Maximum Resources**

## Table 5.Maximum Resource Counts for Intel Arria 10 GX Devices (GX 160, GX 220, GX<br/>270, GX 320, and GX 480)

| Resource                     |                         | Product Line |         |               |         |         |  |  |  |
|------------------------------|-------------------------|--------------|---------|---------------|---------|---------|--|--|--|
|                              |                         | GX 160       | GX 220  | GX 270        | GX 320  | GX 480  |  |  |  |
| Logic Elements               | (LE) (K)                | 160          | 220     | 270           | 320     | 480     |  |  |  |
| ALM                          |                         | 61,510       | 80,330  | 101,620       | 119,900 | 183,590 |  |  |  |
| Register                     |                         | 246,040      | 321,320 | 406,480       | 479,600 | 734,360 |  |  |  |
| Memory (Kb)                  | M20K                    | 8,800        | 11,740  | 15,000        | 17,820  | 28,620  |  |  |  |
|                              | MLAB                    | 1,050        | 1,690   | 2,452         | 2,727   | 4,164   |  |  |  |
| Variable-precision DSP Block |                         | 156          | 192     | 830           | 985     | 1,368   |  |  |  |
| 18 x 19 Multipli             | er                      | 312          | 384     | 384 1,660 1,9 |         | 2,736   |  |  |  |
| PLL                          | Fractional<br>Synthesis | 6            | 6       | 8             | 8       | 12      |  |  |  |
|                              | I/O                     | 6            | 6       | 8             | 8       | 12      |  |  |  |
| 17.4 Gbps Trans              | sceiver                 | 12           | 12      | 24            | 24      | 36      |  |  |  |
| GPIO <sup>(3)</sup>          |                         | 288          | 288     | 384           | 384     | 492     |  |  |  |
| LVDS Pair <sup>(4)</sup>     |                         | 120          | 120     | 168 168       |         | 222     |  |  |  |
| PCIe Hard IP Bl              | ock                     | 1            | 1       | 1 2 2         |         | 2       |  |  |  |
| Hard Memory C                | ontroller               | 6            | 6       | 8             | 8       | 12      |  |  |  |

<sup>&</sup>lt;sup>(3)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>&</sup>lt;sup>(4)</sup> Each LVDS I/O pair can be used as differential input or output.



## Table 8. Package Plan for Intel Arria 10 GX Devices (F34, F35, NF40, and KF40)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line F34<br>(35 mm × 35 mm,<br>1152-pin FBGA) |            | F35<br>(35 mm × 35 mm,<br>1152-pin FBGA) |      | KF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |             |      | NF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |             |      |            |             |      |
|---|------------|--|------|---|-------------|------|---|-------------|------|------------|-------------|------|
|   | 3 V<br>I/O | LVDS<br>I/O                              | XCVR | 3 V<br>I/O                                | LVDS<br>I/O | XCVR | 3 V<br>I/O                                | LVDS<br>I/O | XCVR | 3 V<br>I/O | LVDS<br>I/O | XCVR |
| GX 270  | 48         | 336                                      | 24   | 48  | 336         | 24   | _   | _           | _    | _          | -           | -    |
| GX 320  | 48         | 336                                      | 24   | 48  | 336         | 24   | _   | -           | _    | _          | -           | -    |
| GX 480  | 48         | 444                                      | 24   | 48  | 348         | 36   | _   | -           | -    | _          | -           | -    |
| GX 570  | 48         | 444                                      | 24   | 48  | 348         | 36   | 96  | 600         | 36   | 48         | 540         | 48   |
| GX 660  | 48         | 444                                      | 24   | 48  | 348         | 36   | 96  | 600         | 36   | 48         | 540         | 48   |
| GX 900  | -          | 504                                      | 24   | -   | -           | -    | _   | -           | -    | _          | 600         | 48   |
| GX 1150   | -          | 504                                      | 24   | -   | -           | -    | _   | -           | -    | _          | 600         | 48   |

### Table 9. Package Plan for Intel Arria 10 GX Devices (RF40, NF45, SF45, and UF45)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | RF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |             | NF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |            | SF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |      |            | UF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |      |            |             |      |
|--------------|---|-------------|---|------------|---|------|------------|---|------|------------|-------------|------|
|              | 3 V<br>I/O                                | LVDS<br>I/O | XCVR                                      | 3 V<br>I/O | LVDS<br>I/O                               | XCVR | 3 V<br>I/O | LVDS<br>I/O                               | XCVR | 3 V<br>I/O | LVDS<br>I/O | XCVR |
| GX 900       | _   | 342         | 66  | _          | 768                                       | 48   | _          | 624                                       | 72   | _          | 480         | 96   |
| GX 1150      | _   | 342         | 66  | _          | 768                                       | 48   | _          | 624                                       | 72   | _          | 480         | 96   |

## **Related Information**

I/O and High-Speed Differential I/O Interfaces in Intel Arria 10 Devices chapter, Intel Arria 10 Device Handbook

Provides the number of 3 V and LVDS I/Os, and LVDS channels for each Intel Arria 10 device package.

## **Intel Arria 10 GT**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

## **Related Information**

## Intel FPGA Product Selector

Provides the latest information on Intel products.



ES : Engineering sample

RoHS

**FPGA Fabric** 

Speed Grade

1 (fastest)

2 3

G : RoHS6 N : RoHS5 Contact Intel P : Leaded for availability

## **Available Options**

Family Variant .....

090 : 900K logic elements 115 : 1,150K logic elements

25.8 Gbps transceivers

Transceiver

1 (fastest)

2

Speed Grade

T : GT variant

Logic Density



Package Code

45 : 1,932 pins, 45 mm x 45 mm

## Figure 2. Sample Ordering Code and Available Options for Intel Arria 10 GT Devices



## **Maximum Resources**

#### Table 10. Maximum Resource Counts for Intel Arria 10 GT Devices

| Reso                         | urce                 | Product Line |                   |  |  |  |
|------------------------------|----------------------|--------------|-------------------|--|--|--|
|                              |                      | GT 900       | GT 1150           |  |  |  |
| Logic Elements (LE) (K)      |                      | 900          | 1,150             |  |  |  |
| ALM                          |                      | 339,620      | 427,200           |  |  |  |
| Register                     |                      | 1,358,480    | 1,708,800         |  |  |  |
| Memory (Kb)                  | M20K                 | 48,460       | 54,260            |  |  |  |
|                              | MLAB                 | 9,386        | 12,984            |  |  |  |
| Variable-precision DSP Block |                      | 1,518        | 1,518             |  |  |  |
| 18 x 19 Multiplier           | 19 Multiplier        |              | 3,036             |  |  |  |
| PLL                          | Fractional Synthesis | 32           | 32                |  |  |  |
|                              | I/O                  | 16           | 16                |  |  |  |
| Transceiver                  | 17.4 Gbps            | 72 (5)       | 72 <sup>(5)</sup> |  |  |  |
|                              | 25.8 Gbps            | 6            | 6                 |  |  |  |
| GPIO <sup>(6)</sup>          |                      | 624          | 624               |  |  |  |
| LVDS Pair <sup>(7)</sup>     |                      | 312          | 312               |  |  |  |
| PCIe Hard IP Block           |                      | 4            | 4                 |  |  |  |
| Hard Memory Controller       |                      | 16           | 16                |  |  |  |

## **Related Information**

#### Intel Arria 10 GT Channel Usage

Configuring GT/GX channels in Intel Arria 10 GT devices.

## Package Plan

## Table 11.Package Plan for Intel Arria 10 GT Devices

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | SF45<br>(45 mm × 45 mm, 1932-pin FBGA) |          |      |  |  |  |  |
|--------------|--|----------|------|--|--|--|--|
|              | 3 V I/O                                | LVDS I/O | XCVR |  |  |  |  |
| GT 900       | —                                      | 624      | 72   |  |  |  |  |
| GT 1150      | _                                      | 624      | 72   |  |  |  |  |

<sup>&</sup>lt;sup>(5)</sup> If all 6 GT channels are in use, 12 of the GX channels are not usable.

<sup>&</sup>lt;sup>(6)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>&</sup>lt;sup>(7)</sup> Each LVDS I/O pair can be used as differential input or output.



## **Maximum Resources**

## Table 12. Maximum Resource Counts for Intel Arria 10 SX Devices

| Resource                   |                         | Product Line |         |         |         |         |         |           |  |  |
|----------------------------|-------------------------|--------------|---------|---------|---------|---------|---------|-----------|--|--|
|                            |                         | SX 160       | SX 220  | SX 270  | SX 320  | SX 480  | SX 570  | SX 660    |  |  |
| Logic Elements             | s (LE) (K)              | 160          | 220     | 270     | 320     | 480     | 570     | 660       |  |  |
| ALM                        |                         | 61,510       | 80,330  | 101,620 | 119,900 | 183,590 | 217,080 | 251,680   |  |  |
| Register                   |                         | 246,040      | 321,320 | 406,480 | 479,600 | 734,360 | 868,320 | 1,006,720 |  |  |
| Memory (Kb)                | M20K                    | 8,800        | 11,740  | 15,000  | 17,820  | 28,620  | 36,000  | 42,620    |  |  |
|                            | MLAB                    | 1,050        | 1,690   | 2,452   | 2,727   | 4,164   | 5,096   | 5,788     |  |  |
| Variable-precis            | sion DSP Block          | 156          | 192     | 830     | 985     | 1,368   | 1,523   | 1,687     |  |  |
| 18 x 19 Multip             | lier                    | 312          | 384     | 1,660   | 1,970   | 2,736   | 3,046   | 3,374     |  |  |
| PLL                        | Fractional<br>Synthesis | 6            | 6       | 8       | 8       | 12      | 16      | 16        |  |  |
|                            | I/O                     | 6            | 6       | 8       | 8       | 12      | 16      | 16        |  |  |
| 17.4 Gbps Tra              | nsceiver                | 12           | 12      | 24      | 24      | 36      | 48      | 48        |  |  |
| GPIO <sup>(8)</sup>        |                         | 288          | 288     | 384     | 384     | 492     | 696     | 696       |  |  |
| LVDS Pair <sup>(9)</sup>   |                         | 120          | 120     | 168     | 168     | 174     | 324     | 324       |  |  |
| PCIe Hard IP E             | Block                   | 1            | 1       | 2       | 2       | 2       | 2       | 2         |  |  |
| Hard Memory                | Controller              | 6            | 6       | 8       | 8       | 12      | 16      | 16        |  |  |
| ARM Cortex-As<br>Processor | 9 MPCore                | Yes          | Yes     | Yes     | Yes     | Yes     | Yes     | Yes       |  |  |

## Package Plan

## Table 13.Package Plan for Intel Arria 10 SX Devices (U19, F27, F29, and F34)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | U19<br>(19 mm × 19 mm,<br>484-pin UBGA) |             | F27<br>(27 mm × 27 mm,<br>672-pin FBGA) |            | F29<br>(29 mm × 29 mm,<br>780-pin FBGA) |      | F34<br>(35 mm × 35 mm,<br>1152-pin FBGA) |             |      |            |             |      |
|--------------|---|-------------|---|------------|---|------|--|-------------|------|------------|-------------|------|
|              | 3 V<br>I/O                              | LVDS<br>I/O | XCVR                                    | 3 V<br>I/O | LVDS<br>I/O                             | XCVR | 3 V<br>I/O                               | LVDS<br>I/O | XCVR | 3 V<br>I/O | LVDS<br>I/O | XCVR |
| SX 160       | 48                                      | 144         | 6                                       | 48         | 192                                     | 12   | 48                                       | 240         | 12   | _          | -           | -    |
| SX 220       | 48                                      | 144         | 6                                       | 48         | 192                                     | 12   | 48                                       | 240         | 12   | _          | -           | -    |
| SX 270       | -                                       | -           | _                                       | 48         | 192                                     | 12   | 48                                       | 312         | 12   | 48         | 336         | 24   |
| SX 320       | -                                       | -           | _                                       | 48         | 192                                     | 12   | 48                                       | 312         | 12   | 48         | 336         | 24   |
|              |   |             |   |            |   |      |  |             |      |            | conti       | nued |

<sup>&</sup>lt;sup>(8)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(9)</sup> Each LVDS I/O pair can be used as differential input or output.



| Product Line | U19<br>(19 mm × 19 mm,<br>484-pin UBGA) |             | F27<br>(27 mm × 27 mm,<br>672-pin FBGA) |            | F29<br>(29 mm × 29 mm,<br>780-pin FBGA) |      | F34<br>(35 mm × 35 mm,<br>1152-pin FBGA) |             |      |            |             |      |
|--------------|---|-------------|---|------------|---|------|--|-------------|------|------------|-------------|------|
|              | 3 V<br>I/O                              | LVDS<br>I/O | XCVR                                    | 3 V<br>I/O | LVDS<br>I/O                             | XCVR | 3 V<br>I/O                               | LVDS<br>I/O | XCVR | 3 V<br>I/O | LVDS<br>I/O | XCVR |
| SX 480       | -                                       | -           | -                                       | _          | -                                       | -    | 48                                       | 312         | 12   | 48         | 444         | 24   |
| SX 570       | -                                       | -           | _                                       | _          | -                                       | -    | _  | _           | -    | 48         | 444         | 24   |
| SX 660       | -                                       | -           | -                                       | -          | -                                       | -    | _  | -           | -    | 48         | 444         | 24   |

## Table 14. Package Plan for Intel Arria 10 SX Devices (F35, KF40, and NF40)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | F35<br>(35 mm × 35 mm,<br>1152-pin FBGA) |          |      | KF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |          |      | NF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |          |      |
|--------------|--|----------|------|---|----------|------|---|----------|------|
|              | 3 V I/O                                  | LVDS I/O | XCVR | 3 V I/O                                   | LVDS I/O | XCVR | 3 V I/O                                   | LVDS I/O | XCVR |
| SX 270       | 48                                       | 336      | 24   | -   | _        | _    | -   | -        | _    |
| SX 320       | 48                                       | 336      | 24   | -   | _        | _    | _   | _        | _    |
| SX 480       | 48                                       | 348      | 36   | -   | _        | _    | -   | -        | _    |
| SX 570       | 48                                       | 348      | 36   | 96  | 600      | 36   | 48  | 540      | 48   |
| SX 660       | 48                                       | 348      | 36   | 96  | 600      | 36   | 48  | 540      | 48   |


## **Related Information**

I/O and High-Speed Differential I/O Interfaces in Intel Arria 10 Devices chapter, Intel Arria 10 Device Handbook

Provides the number of 3 V and LVDS I/Os, and LVDS channels for each Intel Arria 10 device package.



## Figure 5. ALM for Intel Arria 10 Devices



The Intel Quartus Prime software optimizes your design according to the ALM logic structure and automatically maps legacy designs into the Intel Arria 10 ALM architecture.

## **Variable-Precision DSP Block**

The Intel Arria 10 variable precision DSP blocks support fixed-point arithmetic and floating-point arithmetic.

Features for fixed-point arithmetic:

- High-performance, power-optimized, and fully registered multiplication operations
- 18-bit and 27-bit word lengths
- Two 18 x 19 multipliers or one 27 x 27 multiplier per DSP block
- Built-in addition, subtraction, and 64-bit double accumulation register to combine multiplication results
- Cascading 19-bit or 27-bit when pre-adder is disabled and cascading 18-bit when pre-adder is used to form the tap-delay line for filtering applications
- Cascading 64-bit output bus to propagate output results from one block to the next block without external logic support
- Hard pre-adder supported in 19-bit and 27-bit modes for symmetric filters
- Internal coefficient register bank in both 18-bit and 27-bit modes for filter implementation
- 18-bit and 27-bit systolic finite impulse response (FIR) filters with distributed output adder
- Biased rounding support



| Variant | Product Line | Variable-<br>precision | Independent In<br>Multiplicatio | put and Output<br>ns Operator | 18 x 19<br>Multiplier | 18 x 18<br>Multiplier<br>Adder<br>Summed with<br>36 bit Input |  |
|---------|--------------|------------------------|---------------------------------|-------------------------------|-----------------------|---|--|
|         |              | DSP Block              | 18 x 19<br>Multiplier           | 27 x 27<br>Multiplier         | Adder Sum<br>Mode     |   |  |
|         | SX 320       | 984                    | 1,968                           | 984                           | 984                   | 984   |  |
|         | SX 480       | 1,368                  | 2,736                           | 1,368                         | 1,368                 | 1,368   |  |
|         | SX 570       | 1,523                  | 3,046                           | 1,523                         | 1,523                 | 1,523   |  |
|         | SX 660       | 1,687                  | 3,374                           | 1,687                         | 1,687                 | 1,687   |  |

## Table 17. Resources for Floating-Point Arithmetic in Intel Arria 10 Devices

The table lists the variable-precision DSP resources by bit precision for each Intel Arria 10 device.

| Variant              | Product Line | Variable-<br>precision<br>DSP Block | Single<br>Precision<br>Floating-Point<br>Multiplication<br>Mode | Single-Precision<br>Floating-Point<br>Adder Mode | Single-<br>Precision<br>Floating-Point<br>Multiply<br>Accumulate<br>Mode | Peak<br>Giga Floating-<br>Point<br>Operations<br>per Second<br>(GFLOPs) |
|----------------------|--------------|-------------------------------------|---|--|--|---|
| Intel Arria 10<br>GX | GX 160       | 156                                 | 156   | 156  | 156  | 140   |
| GA                   | GX 220       | 192                                 | 192   | 192  | 192  | 173   |
|                      | GX 270       | 830                                 | 830   | 830  | 830  | 747   |
|                      | GX 320       | 984                                 | 984   | 984  | 984  | 886   |
|                      | GX 480       | 1,369                               | 1,368   | 1,368  | 1,368  | 1,231   |
|                      | GX 570       | 1,523                               | 1,523   | 1,523  | 1,523  | 1,371   |
|                      | GX 660       | 1,687                               | 1,687   | 1,687  | 1,687  | 1,518   |
|                      | GX 900       | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
|                      | GX 1150      | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
| Intel Arria 10       | GT 900       | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
| GT                   | GT 1150      | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
| Intel Arria 10       | SX 160       | 156                                 | 156   | 156  | 156  | 140   |
| SX                   | SX 220       | 192                                 | 192   | 192  | 192  | 173   |
|                      | SX 270       | 830                                 | 830   | 830  | 830  | 747   |
|                      | SX 320       | 984                                 | 984   | 984  | 984  | 886   |
|                      | SX 480       | 1,369                               | 1,368   | 1,368  | 1,368  | 1,231   |
|                      | SX 570       | 1,523                               | 1,523   | 1,523  | 1,523  | 1,371   |
|                      | SX 660       | 1,687                               | 1,687   | 1,687  | 1,687  | 1,518   |

## **Embedded Memory Blocks**

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.



## **Types of Embedded Memory**

The Intel Arria 10 devices contain two types of memory blocks:

- 20 Kb M20K blocks—blocks of dedicated memory resources. The M20K blocks are ideal for larger memory arrays while still providing a large number of independent ports.
- 640 bit memory logic array blocks (MLABs)—enhanced memory blocks that are configured from dual-purpose logic array blocks (LABs). The MLABs are ideal for wide and shallow memory arrays. The MLABs are optimized for implementation of shift registers for digital signal processing (DSP) applications, wide and shallow FIFO buffers, and filter delay lines. Each MLAB is made up of ten adaptive logic modules (ALMs). In the Intel Arria 10 devices, you can configure these ALMs as ten 32 x 2 blocks, giving you one 32 x 20 simple dual-port SRAM block per MLAB.

## **Embedded Memory Capacity in Intel Arria 10 Devices**

|                   | Product | M2    | :0K          | ML     | Total RAM Bit |        |
|-------------------|---------|-------|--------------|--------|---------------|--------|
| Variant           | Line    | Block | RAM Bit (Kb) | Block  | RAM Bit (Kb)  | (Kb)   |
| Intel Arria 10 GX | GX 160  | 440   | 8,800        | 1,680  | 1,050         | 9,850  |
|                   | GX 220  | 587   | 11,740       | 2,703  | 1,690         | 13,430 |
|                   | GX 270  | 750   | 15,000       | 3,922  | 2,452         | 17,452 |
|                   | GX 320  | 891   | 17,820       | 4,363  | 2,727         | 20,547 |
|                   | GX 480  | 1,431 | 28,620       | 6,662  | 4,164         | 32,784 |
|                   | GX 570  | 1,800 | 36,000       | 8,153  | 5,096         | 41,096 |
|                   | GX 660  | 2,131 | 42,620       | 9,260  | 5,788         | 48,408 |
|                   | GX 900  | 2,423 | 48,460       | 15,017 | 9,386         | 57,846 |
|                   | GX 1150 | 2,713 | 54,260       | 20,774 | 12,984        | 67,244 |
| Intel Arria 10 GT | GT 900  | 2,423 | 48,460       | 15,017 | 9,386         | 57,846 |
|                   | GT 1150 | 2,713 | 54,260       | 20,774 | 12,984        | 67,244 |
| Intel Arria 10 SX | SX 160  | 440   | 8,800        | 1,680  | 1,050         | 9,850  |
|                   | SX 220  | 587   | 11,740       | 2,703  | 1,690         | 13,430 |
|                   | SX 270  | 750   | 15,000       | 3,922  | 2,452         | 17,452 |
|                   | SX 320  | 891   | 17,820       | 4,363  | 2,727         | 20,547 |
|                   | SX 480  | 1,431 | 28,620       | 6,662  | 4,164         | 32,784 |
|                   | SX 570  | 1,800 | 36,000       | 8,153  | 5,096         | 41,096 |
|                   | SX 660  | 2,131 | 42,620       | 9,260  | 5,788         | 48,408 |

#### Table 18. Embedded Memory Capacity and Distribution in Intel Arria 10 Devices



## **Related Information**

#### Intel Arria 10 Device Datasheet

Lists the memory interface performance according to memory interface standards, rank or chip select configurations, and Intel Arria 10 device speed grades.

## PCIe Gen1, Gen2, and Gen3 Hard IP

Intel Arria 10 devices contain PCIe hard IP that is designed for performance and ease-of-use:

- Includes all layers of the PCIe stack—transaction, data link and physical layers.
- Supports PCIe Gen3, Gen2, and Gen1 Endpoint and Root Port in x1, x2, x4, or x8 lane configuration.
- Operates independently from the core logic—optional configuration via protocol (CvP) allows the PCIe link to power up and complete link training in less than 100 ms while the Intel Arria 10 device completes loading the programming file for the rest of the FPGA.
- Provides added functionality that makes it easier to support emerging features such as Single Root I/O Virtualization (SR-IOV) and optional protocol extensions.
- Provides improved end-to-end datapath protection using ECC.
- Supports FPGA configuration via protocol (CvP) using PCIe at Gen3, Gen2, or Gen1 speed.

#### **Related Information**

PCS Features on page 30

## **Enhanced PCS Hard IP for Interlaken and 10 Gbps Ethernet**

## **Interlaken Support**

The Intel Arria 10 enhanced PCS hard IP provides integrated Interlaken PCS supporting rates up to 25.8 Gbps per lane.

The Interlaken PCS is based on the proven functionality of the PCS developed for Intel's previous generation FPGAs, which demonstrated interoperability with Interlaken ASSP vendors and third-party IP suppliers. The Interlaken PCS is present in every transceiver channel in Intel Arria 10 devices.

#### **Related Information**

PCS Features on page 30

## **10 Gbps Ethernet Support**

The Intel Arria 10 enhanced PCS hard IP supports 10GBASE-R PCS compliant with IEEE 802.3 10 Gbps Ethernet (10GbE). The integrated hard IP support for 10GbE and the 10 Gbps transceivers save external PHY cost, board space, and system power.





## Figure 6. Intel Arria 10 Transceiver Block Architecture

## **Transceiver Channels**

All transceiver channels feature a dedicated Physical Medium Attachment (PMA) and a hardened Physical Coding Sublayer (PCS).

- The PMA provides primary interfacing capabilities to physical channels.
- The PCS typically handles encoding/decoding, word alignment, and other preprocessing functions before transferring data to the FPGA core fabric.

A transceiver channel consists of a PMA and a PCS block. Most transceiver banks have 6 channels. There are some transceiver banks that contain only 3 channels.

A wide variety of bonded and non-bonded data rate configurations is possible using a highly configurable clock distribution network. Up to 80 independent transceiver data rates can be configured.

The following figures are graphical representations of top views of the silicon die, which correspond to reverse views for flip chip packages. Different Intel Arria 10 devices may have different floorplans than the ones shown in the figures.



Each transceiver channel contains a channel PLL that can be used as the CMU PLL or clock data recovery (CDR) PLL. In CDR mode, the channel PLL recovers the receiver clock and data in the transceiver channel. Up to 80 independent data rates can be configured on a single Intel Arria 10 device.

## Table 23. PMA Features of the Transceivers in Intel Arria 10 Devices

| Feature  | Capability  |
|--|---|
| Chip-to-Chip Data Rates                                    | 1 Gbps to 17.4 Gbps (Intel Arria 10 GX devices)<br>1 Gbps to 25.8 Gbps (Intel Arria 10 GT devices)  |
| Backplane Support  | Drive backplanes at data rates up to 12.5 Gbps  |
| Optical Module Support                                     | SFP+/SFP, XFP, CXP, QSFP/QSFP28, CFP/CFP2/CFP4  |
| Cable Driving Support                                      | SFP+ Direct Attach, PCI Express over cable, eSATA   |
| Transmit Pre-Emphasis                                      | 4-tap transmit pre-emphasis and de-emphasis to compensate for system channel loss   |
| Continuous Time Linear<br>Equalizer (CTLE)                 | Dual mode, high-gain, and high-data rate, linear receive equalization to compensate for system channel loss   |
| Decision Feedback Equalizer<br>(DFE)                       | 7-fixed and 4-floating tap DFE to equalize backplane channel loss in the presence of crosstalk and noisy environments   |
| Variable Gain Amplifier                                    | Optimizes the signal amplitude prior to the CDR sampling and operates in fixed and adaptive modes   |
| Altera Digital Adaptive<br>Parametric Tuning (ADAPT)       | Fully digital adaptation engine to automatically adjust all link equalization parameters—<br>including CTLE, DFE, and variable gain amplifier blocks—that provide optimal link margin<br>without intervention from user logic |
| Precision Signal Integrity<br>Calibration Engine (PreSICE) | Hardened calibration controller to quickly calibrate all transceiver control parameters on power-up, which provides the optimal signal integrity and jitter performance   |
| Advanced Transmit (ATX)<br>PLL                             | Low jitter ATX (LC tank based) PLLs with continuous tuning range to cover a wide range of standard and proprietary protocols  |
| Fractional PLLs  | On-chip fractional frequency synthesizers to replace on-board crystal oscillators and reduce system cost  |
| Digitally Assisted Analog<br>CDR                           | Superior jitter tolerance with fast lock time   |
| Dynamic Partial<br>Reconfiguration                         | Allows independent control of the Avalon memory-mapped interface of each transceiver channel for the highest transceiver flexibility  |
| Multiple PCS-PMA and PCS-<br>PLD interface widths          | 8-, 10-, 16-, 20-, 32-, 40-, or 64-bit interface widths for flexibility of deserialization width, encoding, and reduced latency   |

## **PCS Features**

This table summarizes the Intel Arria 10 transceiver PCS features. You can use the transceiver PCS to support a wide range of protocols ranging from 1 Gbps to 25.8 Gbps.



| PCS           | Description  |
|---------------|--|
| Standard PCS  | <ul> <li>Operates at a data rate up to 12 Gbps</li> <li>Supports protocols such as PCI-Express, CPRI 4.2+, GigE, IEEE 1588 in Hard PCS</li> <li>Implements other protocols using Basic/Custom (Standard PCS) transceiver configuration rules.</li> </ul>   |
| Enhanced PCS  | <ul> <li>Performs functions common to most serial data industry standards, such as word alignment, encoding/decoding, and framing, before data is sent or received off-chip through the PMA</li> <li>Handles data transfer to and from the FPGA fabric</li> <li>Handles data transfer internally to and from the PMA</li> <li>Provides frequency compensation</li> <li>Performs channel bonding for multi-channel low skew applications</li> </ul> |
| PCIe Gen3 PCS | <ul> <li>Supports the seamless switching of Data and Clock between the Gen1, Gen2, and Gen3 data rates</li> <li>Provides support for PIPE 3.0 features</li> <li>Supports the PIPE interface with the Hard IP enabled, as well as with the Hard IP bypassed</li> </ul>  |

#### **Related Information**

- PCIe Gen1, Gen2, and Gen3 Hard IP on page 26
- Interlaken Support on page 26
- 10 Gbps Ethernet Support on page 26

## **PCS Protocol Support**

This table lists some of the protocols supported by the Intel Arria 10 transceiver PCS. For more information about the blocks in the transmitter and receiver data paths, refer to the related information.

| Protocol  | Data Rate<br>(Gbps) | Transceiver IP              | PCS Support                       |
|---|---------------------|-----------------------------|-----------------------------------|
| PCIe Gen3 x1, x2, x4, x8                        | 8.0                 | Native PHY (PIPE)           | Standard PCS and PCIe<br>Gen3 PCS |
| PCIe Gen2 x1, x2, x4, x8                        | 5.0                 | Native PHY (PIPE)           | Standard PCS                      |
| PCIe Gen1 x1, x2, x4, x8                        | 2.5                 | Native PHY (PIPE)           | Standard PCS                      |
| 1000BASE-X Gigabit Ethernet                     | 1.25                | Native PHY                  | Standard PCS                      |
| 1000BASE-X Gigabit Ethernet with<br>IEEE 1588v2 | 1.25                | Native PHY                  | Standard PCS                      |
| 10GBASE-R                                       | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-R with IEEE 1588v2                      | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-R with KR FEC                           | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-KR and 1000BASE-X                       | 10.3125             | 1G/10GbE and 10GBASE-KR PHY | Standard PCS and<br>Enhanced PCS  |
| Interlaken (CEI-6G/11G)                         | 3.125 to 17.4       | Native PHY                  | Enhanced PCS                      |
| SFI-S/SFI-5.2                                   | 11.2                | Native PHY                  | Enhanced PCS                      |
| 10G SDI   | 10.692              | Native PHY                  | Enhanced PCS                      |
|   |                     |                             | continued                         |



## Table 24.Improvements in 20 nm HPS

This table lists the key improvements of the 20 nm HPS compared to the 28 nm HPS.

| Advantages/<br>Improvements                                 | Description  |
|---|--|
| Increased performance and overdrive capability              | While the nominal processor frequency is 1.2 GHz, the 20 nm HPS offers an "overdrive" feature which enables a higher processor operating frequency. This requires a higher supply voltage value that is unique to the HPS and may require a separate regulator.  |
| Increased processor memory<br>bandwidth and DDR4<br>support | Up to 64-bit DDR4 memory at 2,400 Mbps support is available for the processor. The hard memory controller for the HPS comprises a multi-port front end that manages connections to a single port memory controller. The multi-port front end allows logic core and the HPS to share ports and thereby the available bandwidth of the memory controller.  |
| Flexible I/O sharing  | <ul> <li>An advanced I/O pin muxing scheme allows improved sharing of I/O between the HPS and the core logic. The following types of I/O are available for SoC:</li> <li>17 dedicated I/Os—physically located inside the HPS block and are not accessible to logic within the core. The 17 dedicated I/Os are used for HPS clock, resets, and interfacing with boot devices, QSPI, and SD/MMC.</li> </ul>  |
|   | • 48 direct shared I/O—located closest to the HPS block and are ideal for high speed HPS peripherals such as EMAC, USB, and others. There is one bank of 48 I/Os that supports direct sharing where the 48 I/Os can be shared 12 I/Os at a time.   |
|   | • Standard (shared) I/O—all standard I/Os can be shared by the HPS peripherals and any logic within the core. For designs where more than 48 I/Os are required to fully use all the peripherals in the HPS, these I/Os can be connected through the core logic.  |
| EMAC core   | Three EMAC cores are available in the HPS. The EMAC cores enable an application to support two redundant Ethernet connections; for example, backplane, or two EMAC cores for managing IEEE 1588 time stamp information while allowing a third EMAC core for debug and configuration. All three EMACs can potentially share the same time stamps, simplifying the 1588 time stamping implementation. A new serial time stamp interface allows core logic to access and read the time stamp values. The integrated EMAC controllers can be connected to external Ethernet PHY through the provided MDIO or $I^2C$ interface.   |
| On-chip memory  | The on-chip memory is updated to 256 KB support and can support larger data sets and real time algorithms.   |
| ECC enhancements  | Improvements in L2 Cache ECC management allow identification of errors down to the address level. ECC enhancements also enable improved error injection and status reporting via the introduction of new memory mapped access to syndrome and data signals.  |
| HPS to FPGA Interconnect<br>Backbone                        | Although the HPS and the Logic Core can operate independently, they are tightly coupled via a high-bandwidth system interconnect built from high-performance ARM AMBA AXI bus bridges. IP bus masters in the FPGA fabric have access to HPS bus slaves via the FPGA-to-HPS interconnect. Similarly, HPS bus masters have access to bus slaves in the core fabric via the HPS-to-FPGA bridge. Both bridges are AMBA AXI-3 compliant and support simultaneous read and write transactions. Up to three masters within the core fabric can share the HPS SDRAM controller with the processor. Additionally, the processor can be used to configure the core fabric under program control via a dedicated 32-bit configuration port. |
| FPGA configuration and HPS booting                          | The FPGA fabric and HPS in the SoCs are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power.<br>You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility.   |
| Security  | New security features have been introduced for anti-tamper management, secure boot, encryption (AES), and authentication (SHA).  |



## **System Peripherals and Debug Access Port**

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports ARM CoreSight debug and core traces to facilitate software development.

## **HPS-FPGA AXI Bridges**

The HPS–FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA) Advanced eXtensible Interface (AXI<sup>m</sup>) specifications, consist of the following bridges:

- FPGA-to-HPS AMBA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA Avalon/AMBA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows the HPS to issue transactions to soft peripherals in the FPGA fabric. This bridge is primarily used for control and status register (CSR) accesses to peripherals in the FPGA fabric.

The HPS–FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS–FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

### **HPS SDRAM Controller Subsystem**

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon<sup>®</sup> Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

The HPS SDRAM controller supports up to 3 masters (command ports), 3x 64-bit read data ports and 3x 64-bit write data ports.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features.