# E·XFL

## Intel - 10AX066N2F40I1SG Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Discontinued at Digi-Key                                    |
|--------------------------------|---|
| Number of LABs/CLBs            | 250540  |
| Number of Logic Elements/Cells | 660000  |
| Total RAM Bits                 | 49610752  |
| Number of I/O                  | 588   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.87V ~ 0.98V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 1517-BBGA, FCBGA  |
| Supplier Device Package        | 1517-FCBGA (40x40)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/10ax066n2f40i1sg |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview

The Intel<sup>®</sup> Arria<sup>®</sup> 10 device family consists of high-performance and power-efficient 20 nm mid-range FPGAs and SoCs.

Intel Arria 10 device family delivers:

- Higher performance than the previous generation of mid-range and high-end FPGAs.
- Power efficiency attained through a comprehensive set of power-saving technologies.

The Intel Arria 10 devices are ideal for high performance, power-sensitive, midrange applications in diverse markets.

| Market                | Applications  |
|-----------------------|---|
| Wireless              | <ul><li>Channel and switch cards in remote radio heads</li><li>Mobile backhaul</li></ul>  |
| Wireline              | <ul> <li>40G/100G muxponders and transponders</li> <li>100G line cards</li> <li>Bridging</li> <li>Aggregation</li> </ul>            |
| Broadcast             | <ul> <li>Studio switches</li> <li>Servers and transport</li> <li>Videoconferencing</li> <li>Professional audio and video</li> </ul> |
| Computing and Storage | <ul><li>Flash cache</li><li>Cloud computing servers</li><li>Server acceleration</li></ul>   |
| Medical               | <ul><li>Diagnostic scanners</li><li>Diagnostic imaging</li></ul>  |
| Military              | <ul> <li>Missile guidance and control</li> <li>Radar</li> <li>Electronic warfare</li> <li>Secure communications</li> </ul>          |

#### Table 1. Sample Markets and Ideal Applications for Intel Arria 10 Devices

#### **Related Information**

Intel Arria 10 Device Handbook: Known Issues Lists the planned updates to the *Intel Arria 10 Device Handbook* chapters.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





# **Key Advantages of Intel Arria 10 Devices**

### Table 2. Key Advantages of the Intel Arria 10 Device Family

| Advantage   | Supporting Feature   |
|---|--|
| Enhanced core architecture  | <ul> <li>Built on TSMC's 20 nm process technology</li> <li>60% higher performance than the previous generation of mid-range FPGAs</li> <li>15% higher performance than the fastest previous-generation FPGA</li> </ul>   |
| High-bandwidth integrated transceivers  | <ul> <li>Short-reach rates up to 25.8 Gigabits per second (Gbps)</li> <li>Backplane capability up to 12.5 Gbps</li> <li>Integrated 10GBASE-KR and 40GBASE-KR4 Forward Error Correction (FEC)</li> </ul>  |
| Improved logic integration and hard IP blocks   | <ul> <li>8-input adaptive logic module (ALM)</li> <li>Up to 65.6 megabits (Mb) of embedded memory</li> <li>Variable-precision digital signal processing (DSP) blocks</li> <li>Fractional synthesis phase-locked loops (PLLs)</li> <li>Hard PCI Express Gen3 IP blocks</li> <li>Hard memory controllers and PHY up to 2,400 Megabits per second (Mbps)</li> </ul> |
| Second generation hard<br>processor system (HPS) with<br>integrated ARM* Cortex*-A9*<br>MPCore* processor | <ul> <li>Tight integration of a dual-core ARM Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Intel Arria 10 system-on-a-chip (SoC)</li> <li>Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric</li> </ul>  |
| Advanced power savings  | <ul> <li>Comprehensive set of advanced power saving features</li> <li>Power-optimized MultiTrack routing and core architecture</li> <li>Up to 40% lower power compared to previous generation of mid-range FPGAs</li> <li>Up to 60% lower power compared to previous generation of high-end FPGAs</li> </ul>   |

# **Summary of Intel Arria 10 Features**

### Table 3. Summary of Features for Intel Arria 10 Devices

| Feature                         | Description  |
|---------------------------------|--|
| Technology                      | <ul> <li>TSMC's 20-nm SoC process technology</li> <li>Allows operation at a lower V<sub>CC</sub> level of 0.82 V instead of the 0.9 V standard V<sub>CC</sub> core voltage</li> </ul>  |
| Packaging                       | <ul> <li>1.0 mm ball-pitch Fineline BGA packaging</li> <li>0.8 mm ball-pitch Ultra Fineline BGA packaging</li> <li>Multiple devices with identical package footprints for seamless migration between different FPGA densities</li> <li>Devices with compatible package footprints allow migration to next generation high-end Stratix<sup>®</sup> 10 devices</li> <li>RoHS, leaded<sup>(1)</sup>, and lead-free (Pb-free) options</li> </ul> |
| High-performance<br>FPGA fabric | <ul> <li>Enhanced 8-input ALM with four registers</li> <li>Improved multi-track routing architecture to reduce congestion and improve compilation time</li> <li>Hierarchical core clocking architecture</li> <li>Fine-grained partial reconfiguration</li> </ul>   |
| Internal memory<br>blocks       | <ul> <li>M20K—20-Kb memory blocks with hard error correction code (ECC)</li> <li>Memory logic array block (MLAB)—640-bit memory</li> </ul>   |
|                                 | continued  |

<sup>&</sup>lt;sup>(1)</sup> Contact Intel for availability.



| Feature                              |   | Description  |
|--------------------------------------|---|--|
| Embedded Hard IP<br>blocks           | Variable-precision DSP  | <ul> <li>Native support for signal processing precision levels from 18 x 19 to 54 x 54</li> <li>Native support for 27 x 27 multiplier mode</li> <li>64-bit accumulator and cascade for systolic finite impulse responses (FIRs)</li> <li>Internal coefficient memory banks</li> <li>Preadder/subtractor for improved efficiency</li> <li>Additional pipeline register to increase performance and reduce power</li> <li>Supports floating point arithmetic:         <ul> <li>Perform multiplication, addition, subtraction, multiply-add, multiply-subtract, and complex multiplication.</li> <li>Supports multiplication with accumulation capability, cascade summation, and cascade subtraction capability.</li> <li>Dynamic accumulator reset control.</li> <li>Support direct vector dot and complex multiplication chaining multiply floating point DSP blocks.</li> </ul> </li> </ul> |
|                                      | Memory controller   | DDR4, DDR3, and DDR3L  |
|                                      | PCI Express*  | PCI Express (PCIe*) Gen3 (x1, x2, x4, or x8), Gen2 (x1, x2, x4, or x8) and Gen1 (x1, x2, x4, or x8) hard IP with complete protocol stack, endpoint, and root port  |
|                                      | Transceiver I/O   | <ul> <li>10GBASE-KR/40GBASE-KR4 Forward Error Correction (FEC)</li> <li>PCS hard IPs that support: <ul> <li>10-Gbps Ethernet (10GbE)</li> <li>PCIe PIPE interface</li> <li>Interlaken</li> <li>Gbps Ethernet (GbE)</li> <li>Common Public Radio Interface (CPRI) with deterministic latency support</li> <li>Gigabit-capable passive optical network (GPON) with fast lock-time support</li> </ul> </li> <li>13.5G JESD204b</li> <li>8B/10B, 64B/66B, 64B/67B encoders and decoders</li> <li>Custom mode support for proprietary protocols</li> </ul>  |
| Core clock networks                  | <ul> <li>667 MHz externa</li> <li>800 MHz LVDS in</li> <li>Global, regional, and</li> </ul>   | c clocking, depending on the application:<br>I memory interface clocking with 2,400 Mbps DDR4 interface<br>terface clocking with 1,600 Mbps LVDS interface<br>I peripheral clock networks<br>are not used can be gated to reduce dynamic power   |
| Phase-locked loops<br>(PLLs)         | <ul> <li>Support integer r</li> <li>Fractional mode s</li> <li>Integer PLLs:         <ul> <li>Adjacent to gene</li> </ul> </li> </ul> | nthesis, clock delay compensation, and zero delay buffering (ZDB)<br>node and fractional mode<br>support with third-order delta-sigma modulation   |
| FPGA General-purpose<br>I/Os (GPIOs) | On-chip termination   | ry pair can be configured as receiver or transmitter<br>(OCT)<br>-ended LVTTL/LVCMOS interfacing   |
| External Memory<br>Interface         | <ul> <li>DDR4—speeds up</li> <li>DDR3—speeds up</li> </ul>  | Iller— DDR4, DDR3, and DDR3L support<br>to 1,200 MHz/2,400 Mbps<br>to 1,067 MHz/2,133 Mbps<br>Ier—provides support for RLDRAM 3 <sup>(2)</sup> , QDR IV <sup>(2)</sup> , and QDR II+<br><b>continued</b>   |



| Feature                                    | Description  |         |  |  |  |  |  |
|--|--|---------|--|--|--|--|--|
| Low-power serial<br>transceivers           | <ul> <li>Continuous operating range: <ul> <li>Intel Arria 10 GX—1 Gbps to 17.4 Gbps</li> <li>Intel Arria 10 GT—1 Gbps to 25.8 Gbps</li> </ul> </li> <li>Backplane support: <ul> <li>Intel Arria 10 GX—up to 12.5</li> <li>Intel Arria 10 GT—up to 12.5</li> </ul> </li> <li>Extended range down to 125 Mbps with oversampling</li> <li>ATX transmit PLLs with user-configurable fractional synthesis capability</li> <li>Electronic Dispersion Compensation (EDC) support for XFP, SFP+, QSFP, and CFP optical module</li> <li>Adaptive linear and decision feedback equalization</li> <li>Transmitter pre-emphasis and de-emphasis</li> <li>Dynamic partial reconfiguration of individual transceiver channels</li> </ul> |         |  |  |  |  |  |
| HPS<br>(Intel Arria 10 SX<br>devices only) | Processor and system       • Dual-core ARM Cortex-A9 MPCore processor—1.2 GHz CPU with 1.5 GHz overdrive capability         • 256 KB on-chip RAM and 64 KB on-chip ROM         • System peripherals—general-purpose timers, watchdog timers, di memory access (DMA) controller, FPGA configuration manager, ar clock and reset managers         • Security features—anti-tamper, secure boot, Advanced Encryptior Standard (AES) and authentication (SHA)         • ARM CoreSight* JTAG debug access port, trace port, and on-chip trace storage   | nd<br>n |  |  |  |  |  |
|  | <ul> <li>External interfaces</li> <li>Hard memory interface—Hard memory controller (2,400 Mbps DE and 2,133 Mbps DDR3), Quad serial peripheral interface (QSPI) fl controller, NAND flash controller, direct memory access (DMA) controller, Secure Digital/MultiMediaCard (SD/MMC) controller</li> <li>Communication interface—10/100/1000 Ethernet media access control (MAC), USB On-The-GO (OTG) controllers, I<sup>2</sup>C controllers, UART 16550, serial peripheral interface (SPI), and up to 62 HPS GPIO interfaces (48 direct-share I/Os)</li> </ul>  | lash    |  |  |  |  |  |
|  | Interconnects to core       • High-performance ARM AMBA* AXI bus bridges that support simultaneous read and write         • HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to iss transactions to slaves in the HPS, and vice versa         • Configuration bridge that allows HPS configuration manager to configure the core logic via dedicated 32-bit configuration port         • FPGA-to-HPS SDRAM controller bridge—provides configuration interfaces for the multiport front end (MPFE) of the HPS SDRAM controller   |         |  |  |  |  |  |
| Configuration                              | <ul> <li>Tamper protection—comprehensive design protection to protect your valuable IP investment</li> <li>Enhanced 256-bit advanced encryption standard (AES) design security with authentication</li> <li>Configuration via protocol (CvP) using PCIe Gen1, Gen2, or Gen3</li> </ul>   |         |  |  |  |  |  |
|  | continue   | d       |  |  |  |  |  |

 $<sup>^{(2)}\,</sup>$  Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



| Feature            | Description   |
|--------------------|---|
|                    | <ul> <li>Dynamic reconfiguration of the transceivers and PLLs</li> <li>Fine-grained partial reconfiguration of the core fabric</li> <li>Active Serial x4 Interface</li> </ul>   |
| Power management   | <ul> <li>SmartVID</li> <li>Low static power device options</li> <li>Programmable Power Technology</li> <li>Intel Quartus Prime integrated power analysis</li> </ul>   |
| Software and tools | <ul> <li>Intel Quartus Prime design suite</li> <li>Transceiver toolkit</li> <li>Platform Designer system integration tool</li> <li>DSP Builder for Intel FPGAs</li> <li>OpenCL<sup>™</sup> support</li> <li>Intel SoC FPGA Embedded Design Suite (EDS)</li> </ul> |

### **Related Information**

#### Intel Arria 10 Transceiver PHY Overview Provides details on Intel Arria 10 transceivers.

# **Intel Arria 10 Device Variants and Packages**

### Table 4. Device Variants for the Intel Arria 10 Device Family

| Variant           | Description   |
|-------------------|---|
| Intel Arria 10 GX | FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.  |
| Intel Arria 10 GT | <ul> <li>FPGA featuring:</li> <li>17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.</li> <li>25.8 Gbps transceivers for supporting CAUI-4 and CEI-25G applications with CFP2 and CFP4 modules.</li> </ul> |
| Intel Arria 10 SX | SoC integrating ARM-based HPS and FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.  |

# **Intel Arria 10 GX**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

### **Related Information**

### Intel FPGA Product Selector

Provides the latest information on Intel products.



### Table 8. Package Plan for Intel Arria 10 GX Devices (F34, F35, NF40, and KF40)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | Product Line F34<br>(35 mm × 35 mm,<br>1152-pin FBGA) |             | F35<br>(35 mm × 35 mm,<br>1152-pin FBGA) |            |             | KF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |            |             | NF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |            |             |      |
|--------------|---|-------------|--|------------|-------------|---|------------|-------------|---|------------|-------------|------|
|              | 3 V<br>I/O  | LVDS<br>I/O | XCVR                                     | 3 V<br>I/O | LVDS<br>I/O | XCVR                                      | 3 V<br>I/O | LVDS<br>I/O | XCVR                                      | 3 V<br>I/O | LVDS<br>I/O | XCVR |
| GX 270       | 48  | 336         | 24                                       | 48         | 336         | 24  | _          | _           | _   | _          | -           | -    |
| GX 320       | 48  | 336         | 24                                       | 48         | 336         | 24  | _          | -           | _   | _          | -           | -    |
| GX 480       | 48  | 444         | 24                                       | 48         | 348         | 36  | _          | -           | -   | _          | -           | -    |
| GX 570       | 48  | 444         | 24                                       | 48         | 348         | 36  | 96         | 600         | 36  | 48         | 540         | 48   |
| GX 660       | 48  | 444         | 24                                       | 48         | 348         | 36  | 96         | 600         | 36  | 48         | 540         | 48   |
| GX 900       | -   | 504         | 24                                       | -          | -           | -   | _          | -           | -   | _          | 600         | 48   |
| GX 1150      | -   | 504         | 24                                       | -          | -           | -   | _          | -           | -   | _          | 600         | 48   |

### Table 9. Package Plan for Intel Arria 10 GX Devices (RF40, NF45, SF45, and UF45)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | RF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |             | NF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |            |             | SF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |            |             | UF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |            |             |      |
|--------------|---|-------------|---|------------|-------------|---|------------|-------------|---|------------|-------------|------|
|              | 3 V<br>I/O                                | LVDS<br>I/O | XCVR                                      | 3 V<br>I/O | LVDS<br>I/O | XCVR                                      | 3 V<br>I/O | LVDS<br>I/O | XCVR                                      | 3 V<br>I/O | LVDS<br>I/O | XCVR |
| GX 900       | _   | 342         | 66  | _          | 768         | 48  | _          | 624         | 72  | _          | 480         | 96   |
| GX 1150      | _   | 342         | 66  | _          | 768         | 48  | _          | 624         | 72  | _          | 480         | 96   |

### **Related Information**

I/O and High-Speed Differential I/O Interfaces in Intel Arria 10 Devices chapter, Intel Arria 10 Device Handbook

Provides the number of 3 V and LVDS I/Os, and LVDS channels for each Intel Arria 10 device package.

# **Intel Arria 10 GT**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

### **Related Information**

### Intel FPGA Product Selector

Provides the latest information on Intel products.



### **Maximum Resources**

### Table 10. Maximum Resource Counts for Intel Arria 10 GT Devices

| Reso                         | urce                 | Produ     | ct Line           |
|------------------------------|----------------------|-----------|-------------------|
|                              |                      | GT 900    | GT 1150           |
| Logic Elements (LE) (K)      |                      | 900       | 1,150             |
| ALM                          |                      | 339,620   | 427,200           |
| Register                     |                      | 1,358,480 | 1,708,800         |
| Memory (Kb)                  | M20K                 | 48,460    | 54,260            |
|                              | MLAB                 | 9,386     | 12,984            |
| Variable-precision DSP Block |                      | 1,518     | 1,518             |
| 18 x 19 Multiplier           |                      | 3,036     | 3,036             |
| PLL                          | Fractional Synthesis | 32        | 32                |
|                              | I/O                  | 16        | 16                |
| Transceiver                  | 17.4 Gbps            | 72 (5)    | 72 <sup>(5)</sup> |
|                              | 25.8 Gbps            | 6         | 6                 |
| GPIO <sup>(6)</sup>          |                      | 624       | 624               |
| LVDS Pair <sup>(7)</sup>     |                      | 312       | 312               |
| PCIe Hard IP Block           |                      | 4         | 4                 |
| Hard Memory Controller       |                      | 16        | 16                |

### **Related Information**

#### Intel Arria 10 GT Channel Usage

Configuring GT/GX channels in Intel Arria 10 GT devices.

# Package Plan

### Table 11.Package Plan for Intel Arria 10 GT Devices

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | SF45<br>(45 mm × 45 mm, 1932-pin FBGA) |          |      |  |  |
|--------------|--|----------|------|--|--|
|              | 3 V I/O                                | LVDS I/O | XCVR |  |  |
| GT 900       | —                                      | 624      | 72   |  |  |
| GT 1150      | _                                      | 624      | 72   |  |  |

<sup>&</sup>lt;sup>(5)</sup> If all 6 GT channels are in use, 12 of the GX channels are not usable.

<sup>&</sup>lt;sup>(6)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>&</sup>lt;sup>(7)</sup> Each LVDS I/O pair can be used as differential input or output.



| Variant | Product Line | Variable-<br>precision | Independent In<br>Multiplicatio | put and Output<br>ns Operator | t 18 x 19<br>Multiplier<br>Adder Sum<br>Mode | 18 x 18<br>Multiplier<br>Adder<br>Summed with<br>36 bit Input |
|---------|--------------|------------------------|---------------------------------|-------------------------------|--|---|
|         |              | DSP Block              | 18 x 19<br>Multiplier           | 27 x 27<br>Multiplier         |  |   |
|         | SX 320       | 984                    | 1,968                           | 984                           | 984  | 984   |
|         | SX 480       | 1,368                  | 2,736                           | 1,368                         | 1,368  | 1,368   |
|         | SX 570       | 1,523                  | 3,046                           | 1,523                         | 1,523  | 1,523   |
|         | SX 660       | 1,687                  | 3,374                           | 1,687                         | 1,687  | 1,687   |

## Table 17. Resources for Floating-Point Arithmetic in Intel Arria 10 Devices

The table lists the variable-precision DSP resources by bit precision for each Intel Arria 10 device.

| Variant              | Product Line | Variable-<br>precision<br>DSP Block | Single<br>Precision<br>Floating-Point<br>Multiplication<br>Mode | Single-Precision<br>Floating-Point<br>Adder Mode | Single-<br>Precision<br>Floating-Point<br>Multiply<br>Accumulate<br>Mode | Peak<br>Giga Floating-<br>Point<br>Operations<br>per Second<br>(GFLOPs) |
|----------------------|--------------|-------------------------------------|---|--|--|---|
| Intel Arria 10<br>GX | GX 160       | 156                                 | 156   | 156  | 156  | 140   |
| GA                   | GX 220       | 192                                 | 192   | 192  | 192  | 173   |
|                      | GX 270       | 830                                 | 830   | 830  | 830  | 747   |
|                      | GX 320       | 984                                 | 984   | 984  | 984  | 886   |
|                      | GX 480       | 1,369                               | 1,368   | 1,368  | 1,368  | 1,231   |
|                      | GX 570       | 1,523                               | 1,523   | 1,523  | 1,523  | 1,371   |
|                      | GX 660       | 1,687                               | 1,687   | 1,687  | 1,687  | 1,518   |
|                      | GX 900       | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
|                      | GX 1150      | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
| Intel Arria 10       | GT 900       | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
| GT                   | GT 1150      | 1,518                               | 1,518   | 1,518  | 1,518  | 1,366   |
| Intel Arria 10       | SX 160       | 156                                 | 156   | 156  | 156  | 140   |
| SX                   | SX 220       | 192                                 | 192   | 192  | 192  | 173   |
|                      | SX 270       | 830                                 | 830   | 830  | 830  | 747   |
|                      | SX 320       | 984                                 | 984   | 984  | 984  | 886   |
|                      | SX 480       | 1,369                               | 1,368   | 1,368  | 1,368  | 1,231   |
|                      | SX 570       | 1,523                               | 1,523   | 1,523  | 1,523  | 1,371   |
|                      | SX 660       | 1,687                               | 1,687   | 1,687  | 1,687  | 1,518   |

# **Embedded Memory Blocks**

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.



# **Embedded Memory Configurations for Single-port Mode**

### Table 19. Single-port Embedded Memory Configurations for Intel Arria 10 Devices

This table lists the maximum configurations supported for single-port RAM and ROM modes.

| Memory Block | Depth (bits) | Programmable Width |
|--------------|--------------|--------------------|
| MLAB         | 32           | x16, x18, or x20   |
|              | 64 (10)      | x8, x9, x10        |
| М20К         | 512          | x40, x32           |
|              | 1К           | x20, x16           |
|              | 2К           | x10, x8            |
|              | 4К           | x5, x4             |
|              | 8К           | x2                 |
|              | 16К          | ×1                 |

# **Clock Networks and PLL Clock Sources**

The clock network architecture is based on Intel's global, regional, and peripheral clock structure. This clock structure is supported by dedicated clock input pins, fractional clock synthesis PLLs, and integer I/O PLLs.

## **Clock Networks**

The Intel Arria 10 core clock networks are capable of up to 800 MHz fabric operation across the full industrial temperature range. For the external memory interface, the clock network supports the hard memory controller with speeds up to 2,400 Mbps in a quarter-rate transfer.

To reduce power consumption, the Intel Quartus Prime software identifies all unused sections of the clock network and powers them down.

# **Fractional Synthesis and I/O PLLs**

Intel Arria 10 devices contain up to 32 fractional synthesis PLLs and up to 16 I/O PLLs that are available for both specific and general purpose uses in the core:

- Fractional synthesis PLLs—located in the column adjacent to the transceiver blocks
- I/O PLLs—located in each bank of the 48 I/Os

### **Fractional Synthesis PLLs**

You can use the fractional synthesis PLLs to:

- Reduce the number of oscillators that are required on your board
- Reduce the number of clock pins that are used in the device by synthesizing multiple clock frequencies from a single reference clock source

<sup>&</sup>lt;sup>(10)</sup> Supported through software emulation and consumes additional MLAB blocks.



- Series ( $R_S$ ) and parallel ( $R_T$ ) on-chip termination (OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture

# **External Memory Interface**

Intel Arria 10 devices offer massive external memory bandwidth, with up to seven 32bit DDR4 memory interfaces running at up to 2,400 Mbps. This bandwidth provides additional ease of design, lower power, and resource efficiencies of hardened highperformance memory controllers.

The memory interface within Intel Arria 10 FPGAs and SoCs delivers the highest performance and ease of use. You can configure up to a maximum width of 144 bits when using the hard or soft memory controllers. If required, you can bypass the hard memory controller and use a soft controller implemented in the user logic.

Each I/O contains a hardened DDR read/write path (PHY) capable of performing key memory interface functionality such as read/write leveling, FIFO buffering to lower latency and improve margin, timing calibration, and on-chip termination.

The timing calibration is aided by the inclusion of hard microcontrollers based on Intel's Nios<sup>®</sup> II technology, specifically tailored to control the calibration of multiple memory interfaces. This calibration allows the Intel Arria 10 device to compensate for any changes in process, voltage, or temperature either within the Intel Arria 10 device itself, or within the external memory device. The advanced calibration algorithms ensure maximum bandwidth and robust timing margin across all operating conditions.

In addition to parallel memory interfaces, Intel Arria 10 devices support serial memory technologies such as the Hybrid Memory Cube (HMC). The HMC is supported by the Intel Arria 10 high-speed serial transceivers which connect up to four HMC links, with each link running at data rates up to 15 Gbps.

### **Related Information**

#### External Memory Interface Spec Estimator

Provides a parametric tool that allows you to find and compare the performance of the supported external memory interfaces in IntelFPGAs.

# **Memory Standards Supported by Intel Arria 10 Devices**

The I/Os are designed to provide high performance support for existing and emerging external memory standards.



### Table 20. Memory Standards Supported by the Hard Memory Controller

This table lists the overall capability of the hard memory controller. For specific details, refer to the External Memory Interface Spec Estimator and Intel Arria 10 Device Datasheet.

| Memory Standard | Rate Support | Ping Pong PHY Support | Maximum Frequency<br>(MHz) |
|-----------------|--------------|-----------------------|----------------------------|
| DDR4 SDRAM      | Quarter rate | Yes                   | 1,067                      |
|                 |              | _                     | 1,200                      |
| DDR3 SDRAM      | Half rate    | Yes                   | 533                        |
|                 |              | _                     | 667                        |
|                 | Quarter rate | Yes                   | 1,067                      |
|                 |              | _                     | 1,067                      |
| DDR3L SDRAM     | Half rate    | Yes                   | 533                        |
|                 |              | _                     | 667                        |
|                 | Quarter rate | Yes                   | 933                        |
|                 |              | _                     | 933                        |
| LPDDR3 SDRAM    | Half rate    | -                     | 533                        |
|                 | Quarter rate | _                     | 800                        |

### Table 21. Memory Standards Supported by the Soft Memory Controller

| Memory Standard             | Rate Support | Maximum Frequency<br>(MHz) |
|-----------------------------|--------------|----------------------------|
| RLDRAM 3 (11)               | Quarter rate | 1,200                      |
| QDR IV SRAM <sup>(11)</sup> | Quarter rate | 1,067                      |
| QDR II SRAM                 | Full rate    | 333                        |
|                             | Half rate    | 633                        |
| QDR II+ SRAM                | Full rate    | 333                        |
|                             | Half rate    | 633                        |
| QDR II+ Xtreme SRAM         | Full rate    | 333                        |
|                             | Half rate    | 633                        |

### Table 22. Memory Standards Supported by the HPS Hard Memory Controller

The hard processor system (HPS) is available in Intel Arria 10 SoC devices only.

| Memory Standard | Rate Support | Maximum Frequency<br>(MHz) |
|-----------------|--------------|----------------------------|
| DDR4 SDRAM      | Half rate    | 1,200                      |
| DDR3 SDRAM      | Half rate    | 1,067                      |
| DDR3L SDRAM     | Half rate    | 933                        |

<sup>&</sup>lt;sup>(11)</sup> Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



Each transceiver channel contains a channel PLL that can be used as the CMU PLL or clock data recovery (CDR) PLL. In CDR mode, the channel PLL recovers the receiver clock and data in the transceiver channel. Up to 80 independent data rates can be configured on a single Intel Arria 10 device.

### Table 23. PMA Features of the Transceivers in Intel Arria 10 Devices

| Feature  | Capability  |
|--|---|
| Chip-to-Chip Data Rates                                    | 1 Gbps to 17.4 Gbps (Intel Arria 10 GX devices)<br>1 Gbps to 25.8 Gbps (Intel Arria 10 GT devices)  |
| Backplane Support  | Drive backplanes at data rates up to 12.5 Gbps  |
| Optical Module Support                                     | SFP+/SFP, XFP, CXP, QSFP/QSFP28, CFP/CFP2/CFP4  |
| Cable Driving Support                                      | SFP+ Direct Attach, PCI Express over cable, eSATA   |
| Transmit Pre-Emphasis                                      | 4-tap transmit pre-emphasis and de-emphasis to compensate for system channel loss   |
| Continuous Time Linear<br>Equalizer (CTLE)                 | Dual mode, high-gain, and high-data rate, linear receive equalization to compensate for system channel loss   |
| Decision Feedback Equalizer<br>(DFE)                       | 7-fixed and 4-floating tap DFE to equalize backplane channel loss in the presence of crosstalk and noisy environments   |
| Variable Gain Amplifier                                    | Optimizes the signal amplitude prior to the CDR sampling and operates in fixed and adaptive modes   |
| Altera Digital Adaptive<br>Parametric Tuning (ADAPT)       | Fully digital adaptation engine to automatically adjust all link equalization parameters—<br>including CTLE, DFE, and variable gain amplifier blocks—that provide optimal link margin<br>without intervention from user logic |
| Precision Signal Integrity<br>Calibration Engine (PreSICE) | Hardened calibration controller to quickly calibrate all transceiver control parameters on power-up, which provides the optimal signal integrity and jitter performance   |
| Advanced Transmit (ATX)<br>PLL                             | Low jitter ATX (LC tank based) PLLs with continuous tuning range to cover a wide range of standard and proprietary protocols  |
| Fractional PLLs  | On-chip fractional frequency synthesizers to replace on-board crystal oscillators and reduce system cost  |
| Digitally Assisted Analog<br>CDR                           | Superior jitter tolerance with fast lock time   |
| Dynamic Partial<br>Reconfiguration                         | Allows independent control of the Avalon memory-mapped interface of each transceiver channel for the highest transceiver flexibility  |
| Multiple PCS-PMA and PCS-<br>PLD interface widths          | 8-, 10-, 16-, 20-, 32-, 40-, or 64-bit interface widths for flexibility of deserialization width, encoding, and reduced latency   |

# **PCS Features**

This table summarizes the Intel Arria 10 transceiver PCS features. You can use the transceiver PCS to support a wide range of protocols ranging from 1 Gbps to 25.8 Gbps.



| PCS           | Description  |
|---------------|--|
| Standard PCS  | <ul> <li>Operates at a data rate up to 12 Gbps</li> <li>Supports protocols such as PCI-Express, CPRI 4.2+, GigE, IEEE 1588 in Hard PCS</li> <li>Implements other protocols using Basic/Custom (Standard PCS) transceiver configuration rules.</li> </ul>   |
| Enhanced PCS  | <ul> <li>Performs functions common to most serial data industry standards, such as word alignment, encoding/decoding, and framing, before data is sent or received off-chip through the PMA</li> <li>Handles data transfer to and from the FPGA fabric</li> <li>Handles data transfer internally to and from the PMA</li> <li>Provides frequency compensation</li> <li>Performs channel bonding for multi-channel low skew applications</li> </ul> |
| PCIe Gen3 PCS | <ul> <li>Supports the seamless switching of Data and Clock between the Gen1, Gen2, and Gen3 data rates</li> <li>Provides support for PIPE 3.0 features</li> <li>Supports the PIPE interface with the Hard IP enabled, as well as with the Hard IP bypassed</li> </ul>  |

#### **Related Information**

- PCIe Gen1, Gen2, and Gen3 Hard IP on page 26
- Interlaken Support on page 26
- 10 Gbps Ethernet Support on page 26

### **PCS Protocol Support**

This table lists some of the protocols supported by the Intel Arria 10 transceiver PCS. For more information about the blocks in the transmitter and receiver data paths, refer to the related information.

| Protocol  | Data Rate<br>(Gbps) | Transceiver IP              | PCS Support                       |
|---|---------------------|-----------------------------|-----------------------------------|
| PCIe Gen3 x1, x2, x4, x8                        | 8.0                 | Native PHY (PIPE)           | Standard PCS and PCIe<br>Gen3 PCS |
| PCIe Gen2 x1, x2, x4, x8                        | 5.0                 | Native PHY (PIPE)           | Standard PCS                      |
| PCIe Gen1 x1, x2, x4, x8                        | 2.5                 | Native PHY (PIPE)           | Standard PCS                      |
| 1000BASE-X Gigabit Ethernet                     | 1.25                | Native PHY                  | Standard PCS                      |
| 1000BASE-X Gigabit Ethernet with<br>IEEE 1588v2 | 1.25                | Native PHY                  | Standard PCS                      |
| 10GBASE-R                                       | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-R with IEEE 1588v2                      | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-R with KR FEC                           | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-KR and 1000BASE-X                       | 10.3125             | 1G/10GbE and 10GBASE-KR PHY | Standard PCS and<br>Enhanced PCS  |
| Interlaken (CEI-6G/11G)                         | 3.125 to 17.4       | Native PHY                  | Enhanced PCS                      |
| SFI-S/SFI-5.2                                   | 11.2                | Native PHY                  | Enhanced PCS                      |
| 10G SDI   | 10.692              | Native PHY                  | Enhanced PCS                      |
|   |                     |                             | continued                         |



# Table 24.Improvements in 20 nm HPS

This table lists the key improvements of the 20 nm HPS compared to the 28 nm HPS.

| Advantages/<br>Improvements                                 | Description  |
|---|--|
| Increased performance and overdrive capability              | While the nominal processor frequency is 1.2 GHz, the 20 nm HPS offers an "overdrive" feature which enables a higher processor operating frequency. This requires a higher supply voltage value that is unique to the HPS and may require a separate regulator.  |
| Increased processor memory<br>bandwidth and DDR4<br>support | Up to 64-bit DDR4 memory at 2,400 Mbps support is available for the processor. The hard memory controller for the HPS comprises a multi-port front end that manages connections to a single port memory controller. The multi-port front end allows logic core and the HPS to share ports and thereby the available bandwidth of the memory controller.  |
| Flexible I/O sharing  | <ul> <li>An advanced I/O pin muxing scheme allows improved sharing of I/O between the HPS and the core logic. The following types of I/O are available for SoC:</li> <li>17 dedicated I/Os—physically located inside the HPS block and are not accessible to logic within the core. The 17 dedicated I/Os are used for HPS clock, resets, and interfacing with boot devices, QSPI, and SD/MMC.</li> </ul>  |
|   | <ul> <li>48 direct shared I/O—located closest to the HPS block and are ideal for high speed HPS<br/>peripherals such as EMAC, USB, and others. There is one bank of 48 I/Os that supports<br/>direct sharing where the 48 I/Os can be shared 12 I/Os at a time.</li> </ul>   |
|   | • Standard (shared) I/O—all standard I/Os can be shared by the HPS peripherals and any logic within the core. For designs where more than 48 I/Os are required to fully use all the peripherals in the HPS, these I/Os can be connected through the core logic.  |
| EMAC core   | Three EMAC cores are available in the HPS. The EMAC cores enable an application to support two redundant Ethernet connections; for example, backplane, or two EMAC cores for managing IEEE 1588 time stamp information while allowing a third EMAC core for debug and configuration. All three EMACs can potentially share the same time stamps, simplifying the 1588 time stamping implementation. A new serial time stamp interface allows core logic to access and read the time stamp values. The integrated EMAC controllers can be connected to external Ethernet PHY through the provided MDIO or I <sup>2</sup> C interface.   |
| On-chip memory  | The on-chip memory is updated to 256 KB support and can support larger data sets and real time algorithms.   |
| ECC enhancements  | Improvements in L2 Cache ECC management allow identification of errors down to the address level. ECC enhancements also enable improved error injection and status reporting via the introduction of new memory mapped access to syndrome and data signals.  |
| HPS to FPGA Interconnect<br>Backbone                        | Although the HPS and the Logic Core can operate independently, they are tightly coupled via a high-bandwidth system interconnect built from high-performance ARM AMBA AXI bus bridges. IP bus masters in the FPGA fabric have access to HPS bus slaves via the FPGA-to-HPS interconnect. Similarly, HPS bus masters have access to bus slaves in the core fabric via the HPS-to-FPGA bridge. Both bridges are AMBA AXI-3 compliant and support simultaneous read and write transactions. Up to three masters within the core fabric can share the HPS SDRAM controller with the processor. Additionally, the processor can be used to configure the core fabric under program control via a dedicated 32-bit configuration port. |
| FPGA configuration and HPS booting                          | The FPGA fabric and HPS in the SoCs are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power.<br>You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility.   |
| Security  | New security features have been introduced for anti-tamper management, secure boot, encryption (AES), and authentication (SHA).  |



# **Features of the HPS**

The HPS has the following features:

- 1.2-GHz, dual-core ARM Cortex-A9 MPCore processor with up to 1.5-GHz via overdrive
  - ARMv7-A architecture that runs 32-bit ARM instructions, 16-bit and 32-bit Thumb instructions, and 8-bit Java byte codes in Jazelle style
  - Superscalar, variable length, out-of-order pipeline with dynamic branch prediction
  - Instruction Efficiency 2.5 MIPS/MHz, which provides total performance of 7500 MIPS at 1.5 GHz
- Each processor core includes:
  - 32 KB of L1 instruction cache, 32 KB of L1 data cache
  - Single- and double-precision floating-point unit and NEON media engine
  - CoreSight debug and trace technology
  - Snoop Control Unit (SCU) and Acceleration Coherency Port (ACP)
- 512 KB of shared L2 cache
- 256 KB of scratch RAM
- Hard memory controller with support for DDR3, DDR4 and optional error correction code (ECC) support
- Multiport Front End (MPFE) Scheduler interface to the hard memory controller
- 8-channel direct memory access (DMA) controller
- QSPI flash controller with SIO, DIO, QIO SPI Flash support
- NAND flash controller (ONFI 1.0 or later) with DMA and ECC support, updated to support 8 and 16-bit Flash devices and new command DMA to offload CPU for fast power down recovery
- Updated SD/SDIO/MMC controller to eMMC 4.5 with DMA with CE-ATA digital command support
- 3 10/100/1000 Ethernet media access control (MAC) with DMA
- 2 USB On-the-Go (OTG) controllers with DMA
- 5 I<sup>2</sup>C controllers (3 can be used by EMAC for MIO to external PHY)
- 2 UART 16550 Compatible controllers
- 4 serial peripheral interfaces (SPI) (2 Master, 2 Slaves)
- 62 programmable general-purpose I/Os, which includes 48 direct share I/Os that allows the HPS peripherals to connect directly to the FPGA I/Os
- 7 general-purpose timers
- 4 watchdog timers
- Anti-tamper, Secure Boot, Encryption (AES) and Authentication (SHA)



### **System Peripherals and Debug Access Port**

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports ARM CoreSight debug and core traces to facilitate software development.

### **HPS-FPGA AXI Bridges**

The HPS–FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA) Advanced eXtensible Interface (AXI<sup>m</sup>) specifications, consist of the following bridges:

- FPGA-to-HPS AMBA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA Avalon/AMBA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows the HPS to issue transactions to soft peripherals in the FPGA fabric. This bridge is primarily used for control and status register (CSR) accesses to peripherals in the FPGA fabric.

The HPS–FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS–FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

### **HPS SDRAM Controller Subsystem**

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon<sup>®</sup> Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

The HPS SDRAM controller supports up to 3 masters (command ports), 3x 64-bit read data ports and 3x 64-bit write data ports.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features.



# **FPGA Configuration and HPS Booting**

The FPGA fabric and HPS in the SoC FPGA must be powered at the same time. You can reduce the clock frequencies or gate the clocks to reduce dynamic power.

Once powered, the FPGA fabric and HPS can be configured independently thus providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or partially reconfigure the FPGA fabric at any time under software control. The HPS can also configure other FPGAs on the board through the FPGA configuration controller.
- Configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.

### **Hardware and Software Development**

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Platform Designer system integration tool in the Intel Quartus Prime software.

For software development, the ARM-based SoC FPGA devices inherit the rich software development ecosystem available for the ARM Cortex-A9 MPCore processor. The software development process for Intel SoC FPGAs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux\*, VxWorks\*, and other operating systems are available for the SoC FPGAs. For more information on the operating systems support availability, contact the Intel FPGA sales team.

You can begin device-specific firmware and software development on the Intel SoC FPGA Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

# **Dynamic and Partial Reconfiguration**

The Intel Arria 10 devices support dynamic and partial reconfiguration. You can use dynamic and partial reconfiguration simultaneously to enable seamless reconfiguration of both the device core and transceivers.

### **Dynamic Reconfiguration**

You can reconfigure the PMA and PCS blocks while the device continues to operate. This feature allows you to change the data rates, protocol, and analog settings of a channel in a transceiver bank without affecting on-going data transfer in other transceiver banks. This feature is ideal for applications that require dynamic multiprotocol or multirate support.

# **Partial Reconfiguration**

Using partial reconfiguration, you can reconfigure some parts of the device while keeping the device in operation.



Instead of placing all device functions in the FPGA fabric, you can store some functions that do not run simultaneously in external memory and load them only when required. This capability increases the effective logic density of the device, and lowers cost and power consumption.

In the Intel solution, you do not have to worry about intricate device architecture to perform a partial reconfiguration. The partial reconfiguration capability is built into the Intel Quartus Prime design software, making such time-intensive task simple.

Intel Arria 10 devices support partial reconfiguration in the following configuration options:

- Using an internal host:
  - All supported configuration modes where the FPGA has access to external memory devices such as serial and parallel flash memory.
  - Configuration via Protocol [CvP (PCIe)]
- Using an external host—passive serial (PS), fast passive parallel (FPP) x8, FPP x16, and FPP x32 I/O interface.

# **Enhanced Configuration and Configuration via Protocol**

### Table 25. Configuration Schemes and Features of Intel Arria 10 Devices

Intel Arria 10 devices support 1.8 V programming voltage and several configuration schemes.

| Scheme   | Data<br>Width    | Max Clock<br>Rate<br>(MHz) | Max Data<br>Rate<br>(Mbps)<br>(13) | Decompression | Design<br>Security <sup>(1</sup><br>4) | Partial<br>Reconfiguration<br>(15) | Remote<br>System<br>Update                      |
|--|------------------|----------------------------|------------------------------------|---------------|--|------------------------------------|---|
| JTAG   | 1 bit            | 33                         | 33                                 | _             | _                                      | Yes <sup>(16)</sup>                | -   |
| Active Serial (AS)<br>through the<br>EPCQ-L<br>configuration<br>device | 1 bit,<br>4 bits | 100                        | 400                                | Yes           | Yes                                    | Yes <sup>(16)</sup>                | Yes   |
| Passive serial (PS)<br>through CPLD or<br>external<br>microcontroller  | 1 bit            | 100                        | 100                                | Yes           | Yes                                    | Yes <sup>(16)</sup>                | Parallel<br>Flash<br>Loader<br>(PFL) IP<br>core |
| continued  |                  |                            |                                    |               | ntinued                                |                                    |   |

<sup>&</sup>lt;sup>(13)</sup> Enabling either compression or design security features affects the maximum data rate. Refer to the Intel Arria 10 Device Datasheet for more information.

<sup>&</sup>lt;sup>(14)</sup> Encryption and compression cannot be used simultaneously.

<sup>&</sup>lt;sup>(15)</sup> Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Intel for support.

<sup>&</sup>lt;sup>(16)</sup> Partial configuration can be performed only when it is configured as internal host.

### Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview A10-OVERVIEW | 2018.04.09



| Date           | Version    | Changes   |
|----------------|------------|---|
| December 2015  | 2015.12.14 | • Updated the number of M20K memory blocks for Arria 10 GX 660 from 2133 to 2131 and corrected the total RAM bit from 48,448 Kb to 48,408 Kb.   |
|                |            | Corrected the number of DSP blocks for Arria 10 GX 660 from 1688 to 1687 in the table listing floating-point arithmetic resources.  |
| November 2015  | 2015.11.02 | • Updated the maximum resources for Arria 10 GX 220, GX 320, GX 480, GX 660, SX 220, SX 320, SX 480, and SX 660.  |
|                |            | Updated resource count for Arria 10 GX 320, GX 480, GX 660, SX 320,<br>SX 480, a SX 660 devices in <b>Number of Multipliers in Intel Arria 10</b><br><b>Devices</b> table.  |
|                |            | <ul><li>Updated the available options for Arria 10 GX, GT, and SX.</li><li>Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li></ul>  |
| June 2015      | 2015.06.15 | Corrected label for Intel Arria 10 GT product lines in the vertical migration figure.   |
| May 2015       | 2015.05.15 | Corrected the DDR3 half rate and quarter rate maximum frequencies in the table that lists the memory standards supported by the Intel Arria 10 hard memory controller.  |
| May 2015       | 2015.05.04 | <ul> <li>Added support for 13.5G JESD204b in the Summary of Features table.</li> <li>Added a link to Arria 10 GT Channel Usage in the Arria 10 GT Package<br/>Plan topic.</li> </ul>  |
|                |            | Added a note to the table, Maximum Resource Counts for Arria 10 GT devices.   |
|                |            | Updated the power requirements of the transceivers in the Low Power<br>Serial Transceivers topic.   |
| January 2015   | 2015.01.23 | Added floating point arithmetic features in the Summary of Features table.  |
|                |            | • Updated the total embedded memory from 38.38 megabits (Mb) to 65.6 Mb.  |
|                |            | Updated the table that lists the memory standards supported by Intel<br>Arria 10 devices.   |
|                |            | <ul> <li>Removed support for DDR3U, LPDDR3 SDRAM, RLDRAM 2, and DDR2.</li> <li>Moved RLDRAM 3 support from hard memory controller to soft memory controller. RLDRAM 3 support uses hard PHY with soft memory controller.</li> </ul> |
|                |            | Added soft memory controller support for QDR IV.  |
|                |            | • Updated the maximum resource count table to include the number of hard memory controllers available in each device variant.   |
|                |            | • Updated the transceiver PCS data rate from 12.5 Gbps to 12 Gbps.  |
|                |            | Updated the max clock rate of PS, FPP x8, FPP x16, and Configuration via HPS from 125 MHz to 100 MHz.   |
|                |            | Added a feature for fractional synthesis PLLs: PLL cascading.   |
|                |            | Updated the HPS programmable general-purpose I/Os from 54 to 62.  |
| September 2014 | 2014.09.30 | Corrected the 3 V I/O and LVDS I/O counts for F35 and F36 packages<br>of Arria 10 GX.   |
|                |            | Corrected the 3 V I/O, LVDS I/O, and transceiver counts for the NF40 package of the Arria GX 570 and 660.   |
|                |            | <ul> <li>Removed 3 V I/O, LVDS I/O, and transceiver counts for the NF40<br/>package of the Arria GX 900 and 1150. The NF40 package is not<br/>available for Arria 10 GX 900 and 1150.</li> </ul>                                    |
|                |            | continued   |

### Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview A10-OVERVIEW | 2018.04.09



| Date          | Version    | Changes  |
|---------------|------------|--|
| August 2014   | 2014.08.18 | Updated Memory (Kb) M20K maximum resources for Arria 10 GX 660 devices from 42,660 to 42,620.  |
|               |            | <ul> <li>Added GPIO columns consisting of LVDS I/O Bank and 3V I/O Bank in<br/>the Package Plan table.</li> </ul>  |
|               |            | • Added how to use memory interface clock frequency higher than 533 MHz in the I/O vertical migration.   |
|               |            | <ul> <li>Added information to clarify that RLDRAM3 support uses hard PHY with<br/>soft memory controller.</li> </ul>   |
|               |            | Added variable precision DSP blocks support for floating-point arithmetic.   |
| June 2014     | 2014.06.19 | Updated number of dedicated I/Os in the HPS block to 17.   |
| February 2014 | 2014.02.21 | Updated transceiver speed grade options for GT devices in Figure 2.  |
| February 2014 | 2014.02.06 | Updated data rate for Arria 10 GT devices from 28.1 Gbps to 28.3 Gbps.   |
| December 2013 | 2013.12.10 | <ul> <li>Updated the HPS memory standards support from LPDDR2 to LPDDR3.</li> <li>Updated HPS block diagram to include dedicated HPS I/O and FPGA<br/>Configuration blocks as well as repositioned SD/SDIO/MMC, DMA, SPI<br/>and NAND Flash with ECC blocks .</li> </ul> |
| December 2013 | 2013.12.02 | Initial release.   |