# E·XFL

## Intel - 10AX090H2F34E1SG Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

## Details

| Product Status                 | Active  |
|--------------------------------|---|
| Number of LABs/CLBs            | 339620  |
| Number of Logic Elements/Cells | 900000  |
| Total RAM Bits                 | 59234304  |
| Number of I/O                  | 504   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.87V ~ 0.98V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 100°C (TJ)  |
| Package / Case                 | 1152-BBGA, FCBGA  |
| Supplier Device Package        | 1152-FCBGA (35x35)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/10ax090h2f34e1sg |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





# Contents

|  | _              |
|--|----------------|
| Intel <sup>®</sup> Arria <sup>®</sup> 10 Device Overview |                |
| Key Advantages of Intel Arria 10 Devices                 |                |
| Summary of Intel Arria 10 Features                       | 4              |
| Intel Arria 10 Device Variants and Packages              | 7              |
| Intel Arria 10 GX  | 7              |
| Intel Arria 10 GT  |                |
| Intel Arria 10 SX  |                |
| I/O Vertical Migration for Intel Arria 10 Devices        |                |
| Adaptive Logic Module                                    |                |
| Variable-Precision DSP Block                             |                |
| Embedded Memory Blocks                                   |                |
| Types of Embedded Memory                                 |                |
| Embedded Memory Capacity in Intel Arria 1                | 0 Devices 21   |
| Embedded Memory Configurations for Single                | e-port Mode 22 |
| Clock Networks and PLL Clock Sources                     |                |
| Clock Networks   |                |
| Fractional Synthesis and I/O PLLs                        |                |
| FPGA General Purpose I/O                                 |                |
| External Memory Interface                                |                |
| Memory Standards Supported by Intel Arria                | 10 Devices 24  |
| PCIe Gen1, Gen2, and Gen3 Hard IP                        |                |
| Enhanced PCS Hard IP for Interlaken and 10 Gbps          | Ethernet26     |
| Interlaken Support                                       |                |
| 10 Gbps Ethernet Support                                 |                |
| Low Power Serial Transceivers                            | 27             |
| Transceiver Channels                                     |                |
| PMA Features   |                |
| PCS Features   |                |
| SoC with Hard Processor System                           |                |
| Key Advantages of 20-nm HPS                              |                |
| Features of the HPS                                      |                |
| FPGA Configuration and HPS Booting                       |                |
| Hardware and Software Development                        |                |
| Dynamic and Partial Reconfiguration                      |                |
| Dynamic Reconfiguration                                  |                |
| Partial Reconfiguration                                  |                |
| Enhanced Configuration and Configuration via Prot        | ocol           |
| SEU Error Detection and Correction                       |                |
| Power Management   |                |
| Incremental Compilation                                  |                |
| Document Revision History for Intel Arria 10 Devic       | e Overview40   |



| Feature                                    | Description  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|--|
| Low-power serial<br>transceivers           | <ul> <li>Continuous operating range: <ul> <li>Intel Arria 10 GX—1 Gbps to 17.4 Gbps</li> <li>Intel Arria 10 GT—1 Gbps to 25.8 Gbps</li> </ul> </li> <li>Backplane support: <ul> <li>Intel Arria 10 GX—up to 12.5</li> <li>Intel Arria 10 GT—up to 12.5</li> </ul> </li> <li>Extended range down to 125 Mbps with oversampling</li> <li>ATX transmit PLLs with user-configurable fractional synthesis capability</li> <li>Electronic Dispersion Compensation (EDC) support for XFP, SFP+, QSFP, and CFP optical module</li> <li>Adaptive linear and decision feedback equalization</li> <li>Transmitter pre-emphasis and de-emphasis</li> <li>Dynamic partial reconfiguration of individual transceiver channels</li> </ul> |  |  |  |  |  |  |  |
| HPS<br>(Intel Arria 10 SX<br>devices only) | <ul> <li>Processor and system</li> <li>Dual-core ARM Cortex-A9 MPCore processor—1.2 GHz CPU with<br/>1.5 GHz overdrive capability</li> <li>256 KB on-chip RAM and 64 KB on-chip ROM</li> <li>System peripherals—general-purpose timers, watchdog timers, direct<br/>memory access (DMA) controller, FPGA configuration manager, and<br/>clock and reset managers</li> <li>Security features—anti-tamper, secure boot, Advanced Encryption<br/>Standard (AES) and authentication (SHA)</li> <li>ARM CoreSight* JTAG debug access port, trace port, and on-chip<br/>trace storage</li> </ul>   |  |  |  |  |  |  |  |
|  | <ul> <li>Hard memory interface—Hard memory controller (2,400 Mbps DDR4, and 2,133 Mbps DDR3), Quad serial peripheral interface (QSPI) flash controller, NAND flash controller, direct memory access (DMA) controller, Secure Digital/MultiMediaCard (SD/MMC) controller</li> <li>Communication interface—10/100/1000 Ethernet media access control (MAC), USB On-The-GO (OTG) controllers, I<sup>2</sup>C controllers, UART 16550, serial peripheral interface (SPI), and up to 62 HPS GPIO interfaces (48 direct-share I/Os)</li> </ul>   |  |  |  |  |  |  |  |
|  | <ul> <li>Interconnects to core</li> <li>High-performance ARM AMBA* AXI bus bridges that support simultaneous read and write</li> <li>HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to issue transactions to slaves in the HPS, and vice versa</li> <li>Configuration bridge that allows HPS configuration manager to configure the core logic via dedicated 32-bit configuration port</li> <li>FPGA-to-HPS SDRAM controller bridge—provides configuration interfaces for the multiport front end (MPFE) of the HPS SDRAM controller</li> </ul>   |  |  |  |  |  |  |  |
| Configuration                              | <ul> <li>Tamper protection—comprehensive design protection to protect your valuable IP investments</li> <li>Enhanced 256-bit advanced encryption standard (AES) design security with authentication</li> <li>Configuration via protocol (CvP) using PCIe Gen1, Gen2, or Gen3</li> </ul>  |  |  |  |  |  |  |  |

 $<sup>^{(2)}\,</sup>$  Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



| Feature            | Description   |
|--------------------|---|
|                    | <ul> <li>Dynamic reconfiguration of the transceivers and PLLs</li> <li>Fine-grained partial reconfiguration of the core fabric</li> <li>Active Serial x4 Interface</li> </ul>   |
| Power management   | <ul> <li>SmartVID</li> <li>Low static power device options</li> <li>Programmable Power Technology</li> <li>Intel Quartus Prime integrated power analysis</li> </ul>   |
| Software and tools | <ul> <li>Intel Quartus Prime design suite</li> <li>Transceiver toolkit</li> <li>Platform Designer system integration tool</li> <li>DSP Builder for Intel FPGAs</li> <li>OpenCL<sup>™</sup> support</li> <li>Intel SoC FPGA Embedded Design Suite (EDS)</li> </ul> |

## **Related Information**

#### Intel Arria 10 Transceiver PHY Overview Provides details on Intel Arria 10 transceivers.

# **Intel Arria 10 Device Variants and Packages**

## Table 4. Device Variants for the Intel Arria 10 Device Family

| Variant           | Description   |
|-------------------|---|
| Intel Arria 10 GX | FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.  |
| Intel Arria 10 GT | <ul> <li>FPGA featuring:</li> <li>17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.</li> <li>25.8 Gbps transceivers for supporting CAUI-4 and CEI-25G applications with CFP2 and CFP4 modules.</li> </ul> |
| Intel Arria 10 SX | SoC integrating ARM-based HPS and FPGA featuring 17.4 Gbps transceivers for short reach applications with 12.5 backplane driving capability.  |

## **Intel Arria 10 GX**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

## **Related Information**

## Intel FPGA Product Selector

Provides the latest information on Intel products.



## **Available Options**

## Figure 1. Sample Ordering Code and Available Options for Intel Arria 10 GX Devices



## **Related Information**

Transceiver Performance for Intel Arria 10 GX/SX Devices Provides more information about the transceiver speed grade.



# Table 6.Maximum Resource Counts for Intel Arria 10 GX Devices (GX 570, GX 660, GX 900, and GX 1150)

| Re                           | source                  | Product Line |           |           |           |  |  |  |  |  |
|------------------------------|-------------------------|--------------|-----------|-----------|-----------|--|--|--|--|--|
|                              |                         | GX 570       | GX 660    | GX 900    | GX 1150   |  |  |  |  |  |
| Logic Elements               | (LE) (K)                | 570          | 660       | 900       | 1,150     |  |  |  |  |  |
| ALM                          |                         | 217,080      | 251,680   | 339,620   | 427,200   |  |  |  |  |  |
| Register                     |                         | 868,320      | 1,006,720 | 1,358,480 | 1,708,800 |  |  |  |  |  |
| Memory (Kb)                  | M20K                    | 36,000       | 42,620    | 48,460    | 54,260    |  |  |  |  |  |
|                              | MLAB                    | 5,096        | 5,788     | 9,386     | 12,984    |  |  |  |  |  |
| Variable-precision DSP Block |                         | 1,523        | 1,687     | 1,518     | 1,518     |  |  |  |  |  |
| 18 x 19 Multipl              | ier                     | 3,046        | 3,374     | 3,036     | 3,036     |  |  |  |  |  |
| PLL                          | Fractional<br>Synthesis | 16           | 16        | 32        | 32        |  |  |  |  |  |
|                              | I/O                     | 16           | 16        | 16        | 16        |  |  |  |  |  |
| 17.4 Gbps Trar               | isceiver                | 48           | 48        | 96        | 96        |  |  |  |  |  |
| GPIO <sup>(3)</sup>          |                         | 696          | 696       | 768       | 768       |  |  |  |  |  |
| LVDS Pair <sup>(4)</sup>     |                         | 324          | 324       | 384       | 384       |  |  |  |  |  |
| PCIe Hard IP B               | lock                    | 2            | 2         | 4         | 4         |  |  |  |  |  |
| Hard Memory (                | Controller              | 16           | 16        | 16        | 16        |  |  |  |  |  |

# Package Plan

# Table 7.Package Plan for Intel Arria 10 GX Devices (U19, F27, and F29)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | U19<br>(19 mm × 19 mm,<br>484-pin UBGA) |          |      | (27<br>67 | F27<br>mm × 27 n<br>72-pin FBG/ | nm,<br>A) | F29<br>(29 mm × 29 mm,<br>780-pin FBGA) |          |      |  |
|--------------|---|----------|------|-----------|---------------------------------|-----------|---|----------|------|--|
|              | 3 V I/O                                 | LVDS I/O | XCVR | 3 V I/O   | LVDS I/O                        | XCVR      | 3 V I/O                                 | LVDS I/O | XCVR |  |
| GX 160       | 48                                      | 192      | 6    | 48        | 192                             | 12        | 48                                      | 240      | 12   |  |
| GX 220       | 48                                      | 192      | 6    | 48        | 192                             | 12        | 48                                      | 240      | 12   |  |
| GX 270       | -                                       | _        | _    | 48        | 192                             | 12        | 48                                      | 312      | 12   |  |
| GX 320       | -                                       | -        | _    | 48        | 192                             | 12        | 48                                      | 312      | 12   |  |
| GX 480       | _                                       | _        | _    | _         | _                               | _         | 48                                      | 312      | 12   |  |



## Table 8. Package Plan for Intel Arria 10 GX Devices (F34, F35, NF40, and KF40)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | F34<br>(35 mm × 35 mm,<br>1152-pin FBGA) |             | F35<br>(35 mm × 35 mm,<br>1152-pin FBGA) |            |             | KF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |            |             | NF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |            |             |      |
|--------------|--|-------------|--|------------|-------------|---|------------|-------------|---|------------|-------------|------|
|              | 3 V<br>I/O                               | LVDS<br>I/O | XCVR                                     | 3 V<br>I/O | LVDS<br>I/O | XCVR                                      | 3 V<br>I/O | LVDS<br>I/O | XCVR                                      | 3 V<br>I/O | LVDS<br>I/O | XCVR |
| GX 270       | 48                                       | 336         | 24                                       | 48         | 336         | 24  | _          | _           | _   | _          | _           | _    |
| GX 320       | 48                                       | 336         | 24                                       | 48         | 336         | 24  | -          | -           | -   | -          | -           | -    |
| GX 480       | 48                                       | 444         | 24                                       | 48         | 348         | 36  | -          | -           | -   | _          | -           | -    |
| GX 570       | 48                                       | 444         | 24                                       | 48         | 348         | 36  | 96         | 600         | 36  | 48         | 540         | 48   |
| GX 660       | 48                                       | 444         | 24                                       | 48         | 348         | 36  | 96         | 600         | 36  | 48         | 540         | 48   |
| GX 900       | _  | 504         | 24                                       | -          | -           | _   | _          | _           | _   | _          | 600         | 48   |
| GX 1150      | _  | 504         | 24                                       | -          | -           | _   | -          | _           | -   | _          | 600         | 48   |

## Table 9. Package Plan for Intel Arria 10 GX Devices (RF40, NF45, SF45, and UF45)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | RF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |             | (45 n<br>193 | NF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |             |      | SF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |             |      | UF45<br>(45 mm × 45 mm)<br>1932-pin FBGA) |             |      |
|--------------|---|-------------|--------------|---|-------------|------|---|-------------|------|---|-------------|------|
|              | 3 V<br>I/O                                | LVDS<br>I/O | XCVR         | 3 V<br>I/O                                | LVDS<br>I/O | XCVR | 3 V<br>I/O                                | LVDS<br>I/O | XCVR | 3 V<br>I/O                                | LVDS<br>I/O | XCVR |
| GX 900       | _   | 342         | 66           | _   | 768         | 48   | _   | 624         | 72   | _   | 480         | 96   |
| GX 1150      | _   | 342         | 66           | _   | 768         | 48   | _   | 624         | 72   | _   | 480         | 96   |

## **Related Information**

I/O and High-Speed Differential I/O Interfaces in Intel Arria 10 Devices chapter, Intel Arria 10 Device Handbook

Provides the number of 3 V and LVDS I/Os, and LVDS channels for each Intel Arria 10 device package.

## **Intel Arria 10 GT**

This section provides the available options, maximum resource counts, and package plan for the Intel Arria 10 GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Intel FPGA Product Selector.

## **Related Information**

## Intel FPGA Product Selector

Provides the latest information on Intel products.



ES : Engineering sample

RoHS

**FPGA Fabric** 

Speed Grade

1 (fastest)

2 3

G : RoHS6 N : RoHS5 Contact Intel P : Leaded for availability

## **Available Options**

Family Variant .....

090 : 900K logic elements 115 : 1,150K logic elements

25.8 Gbps transceivers

Transceiver

1 (fastest)

2

Speed Grade

T : GT variant

Logic Density



Package Code

45: 1,932 pins, 45 mm x 45 mm

## Figure 2. Sample Ordering Code and Available Options for Intel Arria 10 GT Devices



| Product Line | U19<br>(19 mm × 19 mm,<br>484-pin UBGA) |             | F27<br>m, (27 mm × 27 mm,<br>) 672-pin FBGA) |            | F29<br>(29 mm × 29 mm,<br>780-pin FBGA) |      |            | F34<br>(35 mm × 35 mm,<br>1152-pin FBGA) |      |            |             |      |
|--------------|---|-------------|--|------------|---|------|------------|--|------|------------|-------------|------|
|              | 3 V<br>I/O                              | LVDS<br>I/O | XCVR   | 3 V<br>I/O | LVDS<br>I/O                             | XCVR | 3 V<br>I/O | LVDS<br>I/O                              | XCVR | 3 V<br>I/O | LVDS<br>I/O | XCVR |
| SX 480       | -                                       | -           | -  | -          | -                                       | -    | 48         | 312                                      | 12   | 48         | 444         | 24   |
| SX 570       | -                                       | -           | -  | -          | -                                       | —    | -          | -  | -    | 48         | 444         | 24   |
| SX 660       | -                                       | _           | -  | _          | -                                       | _    | -          | -  | -    | 48         | 444         | 24   |

## Table 14. Package Plan for Intel Arria 10 SX Devices (F35, KF40, and NF40)

Refer to I/O and High Speed I/O in Intel Arria 10 Devices chapter for the number of 3 V I/O, LVDS I/O, and LVDS channels in each device package.

| Product Line | F35<br>(35 mm × 35 mm,<br>1152-pin FBGA) |          |      | (40<br>15 | KF40<br>mm × 40 n<br>17-pin FBG | nm,<br>A) | NF40<br>(40 mm × 40 mm,<br>1517-pin FBGA) |          |      |
|--------------|--|----------|------|-----------|---------------------------------|-----------|---|----------|------|
|              | 3 V I/O                                  | LVDS I/O | XCVR | 3 V I/O   | LVDS I/O                        | XCVR      | 3 V I/O                                   | LVDS I/O | XCVR |
| SX 270       | 48                                       | 336      | 24   | _         | _                               |           | _   | _        | —    |
| SX 320       | 48                                       | 336      | 24   | _         | _                               | —         | _   | _        | —    |
| SX 480       | 48                                       | 348      | 36   | _         | _                               | _         | _   | _        | _    |
| SX 570       | 48                                       | 348      | 36   | 96        | 600                             | 36        | 48  | 540      | 48   |
| SX 660       | 48                                       | 348      | 36   | 96        | 600                             | 36        | 48  | 540      | 48   |

## **Related Information**

I/O and High-Speed Differential I/O Interfaces in Intel Arria 10 Devices chapter, Intel Arria 10 Device Handbook

Provides the number of 3 V and LVDS I/Os, and LVDS channels for each Intel Arria 10 device package.



# I/O Vertical Migration for Intel Arria 10 Devices

## Figure 4. Migration Capability Across Intel Arria 10 Product Lines

- The arrows indicate the migration paths. The devices included in each vertical migration path are shaded. Devices with fewer resources in the same path have lighter shades.
- To achieve the full I/O migration across product lines in the same migration path, restrict I/Os and transceivers usage to match the product line with the lowest I/O and transceiver counts.
- An LVDS I/O bank in the source device may be mapped to a 3 V I/O bank in the target device. To use
  memory interface clock frequency higher than 533 MHz, assign external memory interface pins only to
  banks that are LVDS I/O in both devices.
- There may be nominal 0.15 mm package height difference between some product lines in the same package type.
  - Package Product Variant Line U19 F27 KF40 NF40 RF40 NF45 SF45 UF45 F29 F34 F35 GX 160 GX 220 GX 270 GX 320 Intel® Arria® 10 GX GX 480 GX 570 GX 660 GX 900 GX 1150 GT 900 Intel Arria 10 GT GT 1150 SX 160 SX 220 SX 270 Intel Arria 10 SX SX 320 SX 480 SX 570 SX 660
- Some migration paths are not shown in the Intel Quartus Prime software Pin Migration View.

*Note:* To verify the pin migration compatibility, use the **Pin Migration View** window in the Intel Quartus Prime software Pin Planner.

# **Adaptive Logic Module**

Intel Arria 10 devices use a 20 nm ALM as the basic building block of the logic fabric.

The ALM architecture is the same as the previous generation FPGAs, allowing for efficient implementation of logic functions and easy conversion of IP between the device generations.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than the traditional two-register per LUT architecture.



## Figure 5. ALM for Intel Arria 10 Devices



The Intel Quartus Prime software optimizes your design according to the ALM logic structure and automatically maps legacy designs into the Intel Arria 10 ALM architecture.

## **Variable-Precision DSP Block**

The Intel Arria 10 variable precision DSP blocks support fixed-point arithmetic and floating-point arithmetic.

Features for fixed-point arithmetic:

- High-performance, power-optimized, and fully registered multiplication operations
- 18-bit and 27-bit word lengths
- Two 18 x 19 multipliers or one 27 x 27 multiplier per DSP block
- Built-in addition, subtraction, and 64-bit double accumulation register to combine multiplication results
- Cascading 19-bit or 27-bit when pre-adder is disabled and cascading 18-bit when pre-adder is used to form the tap-delay line for filtering applications
- Cascading 64-bit output bus to propagate output results from one block to the next block without external logic support
- Hard pre-adder supported in 19-bit and 27-bit modes for symmetric filters
- Internal coefficient register bank in both 18-bit and 27-bit modes for filter implementation
- 18-bit and 27-bit systolic finite impulse response (FIR) filters with distributed output adder
- Biased rounding support



Features for floating-point arithmetic:

- A completely hardened architecture that supports multiplication, addition, subtraction, multiply-add, and multiply-subtract
- Multiplication with accumulation capability and a dynamic accumulator reset control
- Multiplication with cascade summation capability
- Multiplication with cascade subtraction capability
- Complex multiplication
- Direct vector dot product
- Systolic FIR filter

## Table 15. Variable-Precision DSP Block Configurations for Intel Arria 10 Devices

| Usage Example   | Multiplier Size (Bit)           | DSP Block Resources |  |  |
|---|---------------------------------|---------------------|--|--|
| Medium precision fixed point                            | Two 18 x 19                     | 1                   |  |  |
| High precision fixed or Single precision floating point | One 27 x 27                     | 1                   |  |  |
| Fixed point FFTs  | One 19 x 36 with external adder | 1                   |  |  |
| Very high precision fixed point                         | One 36 x 36 with external adder | 2                   |  |  |
| Double precision floating point                         | One 54 x 54 with external adder | 4                   |  |  |

## Table 16. Resources for Fixed-Point Arithmetic in Intel Arria 10 Devices

The table lists the variable-precision DSP resources by bit precision for each Intel Arria 10 device.

| Variant               | Product Line Varial<br>precis                 | Variable-<br>precision | Variable-<br>precision Multiplications Operator |                       | 18 x 19<br>Multiplier | 18 x 18<br>Multiplier       |
|-----------------------|---|------------------------|---|-----------------------|-----------------------|-----------------------------|
|                       |   | DSP Block              | 18 x 19<br>Multiplier                           | 27 x 27<br>Multiplier | Adder Sum<br>Mode     | Summed with<br>36 bit Input |
| AIntel Arria 10<br>GX | GX 160  | 156                    | 312   | 156                   | 156                   | 156                         |
|                       | GX 220  | 192                    | 384   | 192                   | 192                   | 192                         |
|                       | GX 270  | 830                    | 1,660   | 830                   | 830                   | 830                         |
|                       | GX 320  | 984                    | 1,968   | 984                   | 984                   | 984                         |
|                       | GX 480  | 1,368                  | 2,736   | 1,368                 | 1,368                 | 1,368                       |
|                       | GX 570  | 1,523                  | 3,046   | 1,523                 | 1,523                 | 1,523                       |
|                       | GX 660  | 1,687                  | 3,374   | 1,687                 | 1,687                 | 1,687                       |
|                       | GX 900  | 1,518                  | 3,036   | 1,518                 | 1,518                 | 1,518                       |
|                       | GX 1150                                       | 1,518                  | 3,036   | 1,518                 | 1,518                 | 1,518                       |
| Intel Arria 10<br>GT  | GT 900  | 1,518                  | 3,036   | 1,518                 | 1,518                 | 1,518                       |
|                       | GT 1150                                       | 1,518                  | 3,036   | 1,518                 | 1,518                 | 1,518                       |
| Intel Arria 10<br>SX  | SX 160  | 156                    | 312   | 156                   | 156                   | 156                         |
|                       | SX 220  | 192                    | 384   | 192                   | 192                   | 192                         |
|                       | SX 270  | 830                    | 1,660   | 830                   | 830                   | 830                         |
|                       | <u>,                                     </u> |                        |   |                       |                       | continued                   |



The fractional synthesis PLLs support the following features:

- Reference clock frequency synthesis for transceiver CMU and Advanced Transmit (ATX) PLLs
- Clock network delay compensation
- Zero-delay buffering
- Direct transmit clocking for transceivers
- Independently configurable into two modes:
  - Conventional integer mode equivalent to the general purpose PLL
  - Enhanced fractional mode with third order delta-sigma modulation
- PLL cascading

## I/O PLLs

The integer mode I/O PLLs are located in each bank of 48 I/Os. You can use the I/O PLLs to simplify the design of external memory and high-speed LVDS interfaces.

In each I/O bank, the I/O PLLs are adjacent to the hard memory controllers and LVDS SERDES. Because these PLLs are tightly coupled with the I/Os that need to use them, it makes it easier to close timing.

You can use the I/O PLLs for general purpose applications in the core such as clock network delay compensation and zero-delay buffering.

Intel Arria 10 devices support PLL-to-PLL cascading.

# **FPGA General Purpose I/O**

Intel Arria 10 devices offer highly configurable GPIOs. Each I/O bank contains 48 general purpose I/Os and a high-efficiency hard memory controller.

The following list describes the features of the GPIOs:

- Consist of 3 V I/Os for high-voltage application and LVDS I/Os for differential signaling
  - $-\,$  Up to two 3 V I/O banks, available in some devices, that support up to 3 V I/O standards
  - LVDS I/O banks that support up to 1.8 V I/O standards
- Support a wide range of single-ended and differential I/O interfaces
- LVDS speeds up to 1.6 Gbps
- Each LVDS pair of pins has differential input and output buffers, allowing you to configure the LVDS direction for each pair.
- Programmable bus hold and weak pull-up
- Programmable differential output voltage (V<sub>OD</sub>) and programmable pre-emphasis



## Figure 7. Device Chip Overview for Intel Arria 10 GX and GT Devices



Figure 8. Device Chip Overview for Intel Arria 10 SX Devices



## **PMA Features**

Intel Arria 10 transceivers provide exceptional signal integrity at data rates up to 25.8 Gbps. Clocking options include ultra-low jitter ATX PLLs (LC tank based), clock multiplier unit (CMU) PLLs, and fractional PLLs.



Each transceiver channel contains a channel PLL that can be used as the CMU PLL or clock data recovery (CDR) PLL. In CDR mode, the channel PLL recovers the receiver clock and data in the transceiver channel. Up to 80 independent data rates can be configured on a single Intel Arria 10 device.

## Table 23. PMA Features of the Transceivers in Intel Arria 10 Devices

| Feature  | Capability  |
|--|---|
| Chip-to-Chip Data Rates                                    | 1 Gbps to 17.4 Gbps (Intel Arria 10 GX devices)<br>1 Gbps to 25.8 Gbps (Intel Arria 10 GT devices)  |
| Backplane Support  | Drive backplanes at data rates up to 12.5 Gbps  |
| Optical Module Support                                     | SFP+/SFP, XFP, CXP, QSFP/QSFP28, CFP/CFP2/CFP4  |
| Cable Driving Support                                      | SFP+ Direct Attach, PCI Express over cable, eSATA   |
| Transmit Pre-Emphasis                                      | 4-tap transmit pre-emphasis and de-emphasis to compensate for system channel loss   |
| Continuous Time Linear<br>Equalizer (CTLE)                 | Dual mode, high-gain, and high-data rate, linear receive equalization to compensate for system channel loss   |
| Decision Feedback Equalizer<br>(DFE)                       | 7-fixed and 4-floating tap DFE to equalize backplane channel loss in the presence of crosstalk and noisy environments   |
| Variable Gain Amplifier                                    | Optimizes the signal amplitude prior to the CDR sampling and operates in fixed and adaptive modes   |
| Altera Digital Adaptive<br>Parametric Tuning (ADAPT)       | Fully digital adaptation engine to automatically adjust all link equalization parameters—<br>including CTLE, DFE, and variable gain amplifier blocks—that provide optimal link margin<br>without intervention from user logic |
| Precision Signal Integrity<br>Calibration Engine (PreSICE) | Hardened calibration controller to quickly calibrate all transceiver control parameters on power-up, which provides the optimal signal integrity and jitter performance   |
| Advanced Transmit (ATX)<br>PLL                             | Low jitter ATX (LC tank based) PLLs with continuous tuning range to cover a wide range of standard and proprietary protocols  |
| Fractional PLLs  | On-chip fractional frequency synthesizers to replace on-board crystal oscillators and reduce system cost  |
| Digitally Assisted Analog<br>CDR                           | Superior jitter tolerance with fast lock time   |
| Dynamic Partial<br>Reconfiguration                         | Allows independent control of the Avalon memory-mapped interface of each transceiver channel for the highest transceiver flexibility  |
| Multiple PCS-PMA and PCS-<br>PLD interface widths          | 8-, 10-, 16-, 20-, 32-, 40-, or 64-bit interface widths for flexibility of deserialization width, encoding, and reduced latency   |

# **PCS Features**

This table summarizes the Intel Arria 10 transceiver PCS features. You can use the transceiver PCS to support a wide range of protocols ranging from 1 Gbps to 25.8 Gbps.



| PCS           | Description  |
|---------------|--|
| Standard PCS  | <ul> <li>Operates at a data rate up to 12 Gbps</li> <li>Supports protocols such as PCI-Express, CPRI 4.2+, GigE, IEEE 1588 in Hard PCS</li> <li>Implements other protocols using Basic/Custom (Standard PCS) transceiver configuration rules.</li> </ul>   |
| Enhanced PCS  | <ul> <li>Performs functions common to most serial data industry standards, such as word alignment, encoding/decoding, and framing, before data is sent or received off-chip through the PMA</li> <li>Handles data transfer to and from the FPGA fabric</li> <li>Handles data transfer internally to and from the PMA</li> <li>Provides frequency compensation</li> <li>Performs channel bonding for multi-channel low skew applications</li> </ul> |
| PCIe Gen3 PCS | <ul> <li>Supports the seamless switching of Data and Clock between the Gen1, Gen2, and Gen3 data rates</li> <li>Provides support for PIPE 3.0 features</li> <li>Supports the PIPE interface with the Hard IP enabled, as well as with the Hard IP bypassed</li> </ul>  |

#### **Related Information**

- PCIe Gen1, Gen2, and Gen3 Hard IP on page 26
- Interlaken Support on page 26
- 10 Gbps Ethernet Support on page 26

## **PCS Protocol Support**

This table lists some of the protocols supported by the Intel Arria 10 transceiver PCS. For more information about the blocks in the transmitter and receiver data paths, refer to the related information.

| Protocol  | Data Rate<br>(Gbps) | Transceiver IP              | PCS Support                       |
|---|---------------------|-----------------------------|-----------------------------------|
| PCIe Gen3 x1, x2, x4, x8                        | 8.0                 | Native PHY (PIPE)           | Standard PCS and PCIe<br>Gen3 PCS |
| PCIe Gen2 x1, x2, x4, x8                        | 5.0                 | Native PHY (PIPE)           | Standard PCS                      |
| PCIe Gen1 x1, x2, x4, x8                        | 2.5                 | Native PHY (PIPE)           | Standard PCS                      |
| 1000BASE-X Gigabit Ethernet                     | 1.25                | Native PHY                  | Standard PCS                      |
| 1000BASE-X Gigabit Ethernet with<br>IEEE 1588v2 | 1.25                | Native PHY                  | Standard PCS                      |
| 10GBASE-R                                       | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-R with IEEE 1588v2                      | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-R with KR FEC                           | 10.3125             | Native PHY                  | Enhanced PCS                      |
| 10GBASE-KR and 1000BASE-X                       | 10.3125             | 1G/10GbE and 10GBASE-KR PHY | Standard PCS and<br>Enhanced PCS  |
| Interlaken (CEI-6G/11G)                         | 3.125 to 17.4       | Native PHY                  | Enhanced PCS                      |
| SFI-S/SFI-5.2                                   | 11.2                | Native PHY                  | Enhanced PCS                      |
| 10G SDI   | 10.692              | Native PHY                  | Enhanced PCS                      |
|   |                     |                             | continued                         |



## Figure 9. HPS Block Diagram

This figure shows a block diagram of the HPS with the dual ARM Cortex-A9 MPCore processor.



# Key Advantages of 20-nm HPS

The 20-nm HPS strikes a balance between enabling maximum software compatibility with 28-nm SoCs while still improving upon the 28-nm HPS architecture. These improvements address the requirements of the next generation target markets such as wireless and wireline communications, compute and storage equipment, broadcast and military in terms of performance, memory bandwidth, connectivity via backplane and security.



# Table 24.Improvements in 20 nm HPS

This table lists the key improvements of the 20 nm HPS compared to the 28 nm HPS.

| Advantages/<br>Improvements                                 | Description  |
|---|--|
| Increased performance and overdrive capability              | While the nominal processor frequency is 1.2 GHz, the 20 nm HPS offers an "overdrive" feature which enables a higher processor operating frequency. This requires a higher supply voltage value that is unique to the HPS and may require a separate regulator.  |
| Increased processor memory<br>bandwidth and DDR4<br>support | Up to 64-bit DDR4 memory at 2,400 Mbps support is available for the processor. The hard memory controller for the HPS comprises a multi-port front end that manages connections to a single port memory controller. The multi-port front end allows logic core and the HPS to share ports and thereby the available bandwidth of the memory controller.  |
| Flexible I/O sharing  | <ul> <li>An advanced I/O pin muxing scheme allows improved sharing of I/O between the HPS and the core logic. The following types of I/O are available for SoC:</li> <li>17 dedicated I/Os—physically located inside the HPS block and are not accessible to logic within the core. The 17 dedicated I/Os are used for HPS clock, resets, and interfacing with boot devices, QSPI, and SD/MMC.</li> <li>48 direct shared I/O—located closest to the HPS block and are ideal for high speed HPS peripherals such as EMAC, USB, and others. There is one bank of 48 I/Os that supports direct sharing where the 48 I/Os can be shared 12 I/Os at a time.</li> <li>Standard (shared) I/O—all standard I/Os can be shared by the HPS peripherals and any logic within the core. For designs where more than 48 I/Os are required to fully use all the peripherals in the HPS, these I/Os can be connected through the core logic.</li> </ul> |
| EMAC core   | Three EMAC cores are available in the HPS. The EMAC cores enable an application to support two redundant Ethernet connections; for example, backplane, or two EMAC cores for managing IEEE 1588 time stamp information while allowing a third EMAC core for debug and configuration. All three EMACs can potentially share the same time stamps, simplifying the 1588 time stamping implementation. A new serial time stamp interface allows core logic to access and read the time stamp values. The integrated EMAC controllers can be connected to external Ethernet PHY through the provided MDIO or I <sup>2</sup> C interface.   |
| On-chip memory  | The on-chip memory is updated to 256 KB support and can support larger data sets and real time algorithms.   |
| ECC enhancements  | Improvements in L2 Cache ECC management allow identification of errors down to the address level. ECC enhancements also enable improved error injection and status reporting via the introduction of new memory mapped access to syndrome and data signals.  |
| HPS to FPGA Interconnect<br>Backbone                        | Although the HPS and the Logic Core can operate independently, they are tightly coupled via a high-bandwidth system interconnect built from high-performance ARM AMBA AXI bus bridges. IP bus masters in the FPGA fabric have access to HPS bus slaves via the FPGA-to-HPS interconnect. Similarly, HPS bus masters have access to bus slaves in the core fabric via the HPS-to-FPGA bridge. Both bridges are AMBA AXI-3 compliant and support simultaneous read and write transactions. Up to three masters within the core fabric can share the HPS SDRAM controller with the processor. Additionally, the processor can be used to configure the core fabric under program control via a dedicated 32-bit configuration port.   |
| FPGA configuration and HPS booting                          | The FPGA fabric and HPS in the SoCs are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power.<br>You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility.   |
| Security  | New security features have been introduced for anti-tamper management, secure boot, encryption (AES), and authentication (SHA).  |



# **Features of the HPS**

The HPS has the following features:

- 1.2-GHz, dual-core ARM Cortex-A9 MPCore processor with up to 1.5-GHz via overdrive
  - ARMv7-A architecture that runs 32-bit ARM instructions, 16-bit and 32-bit Thumb instructions, and 8-bit Java byte codes in Jazelle style
  - Superscalar, variable length, out-of-order pipeline with dynamic branch prediction
  - Instruction Efficiency 2.5 MIPS/MHz, which provides total performance of 7500 MIPS at 1.5 GHz
- Each processor core includes:
  - 32 KB of L1 instruction cache, 32 KB of L1 data cache
  - Single- and double-precision floating-point unit and NEON media engine
  - CoreSight debug and trace technology
  - Snoop Control Unit (SCU) and Acceleration Coherency Port (ACP)
- 512 KB of shared L2 cache
- 256 KB of scratch RAM
- Hard memory controller with support for DDR3, DDR4 and optional error correction code (ECC) support
- Multiport Front End (MPFE) Scheduler interface to the hard memory controller
- 8-channel direct memory access (DMA) controller
- QSPI flash controller with SIO, DIO, QIO SPI Flash support
- NAND flash controller (ONFI 1.0 or later) with DMA and ECC support, updated to support 8 and 16-bit Flash devices and new command DMA to offload CPU for fast power down recovery
- Updated SD/SDIO/MMC controller to eMMC 4.5 with DMA with CE-ATA digital command support
- 3 10/100/1000 Ethernet media access control (MAC) with DMA
- 2 USB On-the-Go (OTG) controllers with DMA
- 5 I<sup>2</sup>C controllers (3 can be used by EMAC for MIO to external PHY)
- 2 UART 16550 Compatible controllers
- 4 serial peripheral interfaces (SPI) (2 Master, 2 Slaves)
- 62 programmable general-purpose I/Os, which includes 48 direct share I/Os that allows the HPS peripherals to connect directly to the FPGA I/Os
- 7 general-purpose timers
- 4 watchdog timers
- Anti-tamper, Secure Boot, Encryption (AES) and Authentication (SHA)



# **FPGA Configuration and HPS Booting**

The FPGA fabric and HPS in the SoC FPGA must be powered at the same time. You can reduce the clock frequencies or gate the clocks to reduce dynamic power.

Once powered, the FPGA fabric and HPS can be configured independently thus providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or partially reconfigure the FPGA fabric at any time under software control. The HPS can also configure other FPGAs on the board through the FPGA configuration controller.
- Configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.

## **Hardware and Software Development**

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Platform Designer system integration tool in the Intel Quartus Prime software.

For software development, the ARM-based SoC FPGA devices inherit the rich software development ecosystem available for the ARM Cortex-A9 MPCore processor. The software development process for Intel SoC FPGAs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux\*, VxWorks\*, and other operating systems are available for the SoC FPGAs. For more information on the operating systems support availability, contact the Intel FPGA sales team.

You can begin device-specific firmware and software development on the Intel SoC FPGA Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

# **Dynamic and Partial Reconfiguration**

The Intel Arria 10 devices support dynamic and partial reconfiguration. You can use dynamic and partial reconfiguration simultaneously to enable seamless reconfiguration of both the device core and transceivers.

## **Dynamic Reconfiguration**

You can reconfigure the PMA and PCS blocks while the device continues to operate. This feature allows you to change the data rates, protocol, and analog settings of a channel in a transceiver bank without affecting on-going data transfer in other transceiver banks. This feature is ideal for applications that require dynamic multiprotocol or multirate support.

## **Partial Reconfiguration**

Using partial reconfiguration, you can reconfigure some parts of the device while keeping the device in operation.

## Intel<sup>®</sup> Arria<sup>®</sup> 10 Device Overview A10-OVERVIEW | 2018.04.09



| Date          | Version    | Changes  |
|---------------|------------|--|
| August 2014   | 2014.08.18 | <ul> <li>Updated Memory (Kb) M20K maximum resources for Arria 10 GX 660<br/>devices from 42,660 to 42,620.</li> </ul>  |
|               |            | <ul> <li>Added GPIO columns consisting of LVDS I/O Bank and 3V I/O Bank in<br/>the Package Plan table.</li> </ul>  |
|               |            | • Added how to use memory interface clock frequency higher than 533 MHz in the I/O vertical migration.   |
|               |            | <ul> <li>Added information to clarify that RLDRAM3 support uses hard PHY with<br/>soft memory controller.</li> </ul>   |
|               |            | <ul> <li>Added variable precision DSP blocks support for floating-point<br/>arithmetic.</li> </ul>   |
| June 2014     | 2014.06.19 | Updated number of dedicated I/Os in the HPS block to 17.   |
| February 2014 | 2014.02.21 | Updated transceiver speed grade options for GT devices in Figure 2.  |
| February 2014 | 2014.02.06 | Updated data rate for Arria 10 GT devices from 28.1 Gbps to 28.3 Gbps.   |
| December 2013 | 2013.12.10 | <ul> <li>Updated the HPS memory standards support from LPDDR2 to LPDDR3.</li> <li>Updated HPS block diagram to include dedicated HPS I/O and FPGA<br/>Configuration blocks as well as repositioned SD/SDIO/MMC, DMA, SPI<br/>and NAND Flash with ECC blocks .</li> </ul> |
| December 2013 | 2013.12.02 | Initial release.   |