#### Silicon Labs - C8051F226 Datasheet





Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	32
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.25К х 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 32x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f226

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## NOTES:



17.2.Timer 2       133         17.2.1.Mode 0: 16-bit Counter/Timer with Capture       134         17.2.2.Mode 1: 16-bit Counter/Timer with Auto-Reload       135         17.2.3.Mode 2: Baud Rate Generator       136 <b>18.JTAG 139</b> 18.1.Flash Programming Commands       140         18.2.Boundary Scan Bypass and ID Code       143         18.2.1.BYPASS Instruction       143         18.3.Debug Support       143         18.3.Debug Support       143		
17.2.1.Mode 0: 16-bit Counter/Timer with Capture13417.2.2.Mode 1: 16-bit Counter/Timer with Auto-Reload13517.2.3.Mode 2: Baud Rate Generator136 <b>18.JTAG139</b> 18.1.Flash Programming Commands14018.2.Boundary Scan Bypass and ID Code14318.2.1.BYPASS Instruction14318.3.Debug Support14314.314318.3.Debug Support143143143143143	17.2.Timer 2	133
17.2.2.Mode 1: 16-bit Counter/Timer with Auto-Reload.       135         17.2.3.Mode 2: Baud Rate Generator       136 <b>18.JTAG 139</b> 18.1.Flash Programming Commands       140         18.2.Boundary Scan Bypass and ID Code       143         18.2.1.BYPASS Instruction       143         18.3.Debug Support       143         18.3.Debug Support       143	17.2.1.Mode 0: 16-bit Counter/Timer with Capture	134
17.2.3.Mode 2: Baud Rate Generator136 <b>18. JTAG139</b> 18.1.Flash Programming Commands14018.2.Boundary Scan Bypass and ID Code14318.2.1.BYPASS Instruction14318.2.2.IDCODE Instruction14318.3.Debug Support143143143143143	17.2.2.Mode 1: 16-bit Counter/Timer with Auto-Reload	135
18. JTAG13918.1. Flash Programming Commands14018.2. Boundary Scan Bypass and ID Code14318.2.1. BYPASS Instruction14318.2.2. IDCODE Instruction14318.3. Debug Support143143143143143143143	17.2.3.Mode 2: Baud Rate Generator	136
18.1.Flash Programming Commands14018.2.Boundary Scan Bypass and ID Code14318.2.1.BYPASS Instruction14318.2.2.IDCODE Instruction14318.3.Debug Support143143143	18. JTAG	139
18.2.Boundary Scan Bypass and ID Code14318.2.1.BYPASS Instruction14318.2.2.IDCODE Instruction14318.3.Debug Support143143143143143	18.1.Flash Programming Commands	140
18.2.1.BYPASS Instruction14318.2.2.IDCODE Instruction14318.3.Debug Support143143Contact Information144	18.2.Boundary Scan Bypass and ID Code	143
18.2.2.IDCODE Instruction	18.2.1.BYPASS Instruction	143
18.3.Debug Support	18.2.2.IDCODE Instruction	143
Contact Information 144	18.3.Debug Support	143
	Contact Information	144





Figure 1.9. Port I/O Functional Block Diagram

### 1.5. Serial Ports

The C8051F206, C8051F220/1/6 and C8051F230/1/6 include a Full-Duplex UART and SPI Bus. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little intervention by the CPU. The serial buses do not have to "share" resources such as timers, interrupts, or Port I/O, so both of the serial buses may be used simultaneously. (You may use Timer1, Timer 2, or SYSCLK to generate baud rates for UART).

### 1.6. Analog to Digital Converter

The C8051F220/1/6 has an on-chip 8-bit SAR ADC and the C8051F206 has a 12-bit SAR ADC with a programmable gain amplifier. With a maximum throughput of 100ksps, the ADC offers true 8-bit with an INL of  $\pm$ 1/4 LSB, and or 12-bit accuracy with  $\pm$ 2 LSB. The voltage reference can be the power supply (V<sub>DD</sub>), or an external reference voltage (VREF). Also, the system controller can place the ADC into a power-saving shutdown mode when not in use. A programmable gain amplifier follows the analog multiplexer. The gain can be set in software from 0.5 to 16 in powers of 2.

Conversions can be initiated in two ways; a software command or an overflow on Timer 2. This flexibility allows the start of conversion to be triggered by software events, or convert continuously. A completed conversion causes an interrupt, or a status bit can be polled in software to determine the end of conversion. The resulting 8-bit data word is latched into an SFR upon completion of a conversion.



R/W MSB	R/W	R/W	R/W	R/W	R/W	R/W	R/W LSB	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xBF
Bits7–0:	ADC Data V	Word Bits						
	EXAMPLE:	ADC Data	Word Con	version Map	)			
	A	AIN – GND(	Volts)		ADC	0H		
		REF x (255	/256)		0xF	F		
		REF x 1	/2		0x8	30		
		REF x (127	/256)		0x7F			
		0			0x0	00		
	-			·				

### SFR Definition 5.4. ADC0H: ADC Data Word ('F220/1/6 and 'F206)

#### 5.3. ADC Programmable Window Detector

The ADC programmable window detector is very useful in many applications. It continuously compares the ADC output to user-programmed limits and notifies the system when an out-of-band condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (ADWINT in ADCOCN) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC Greater-Than and ADC Less-Than registers (ADC0GTH and ADC0LTH).

#### SFR Definition 5.5. ADC0GTH: ADC Greater-Than Data ('F220/1/6 and 'F206)



### SFR Definition 5.6. ADC0LTH: ADC Less-Than Data Byte ('F220/1/6 and 'F206)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xC7
Bits7–0: The high b	oyte of the A	DC Less-TI	nan Data W	/ord.				



#### SFR Definition 6.4. ADC0H: ADC Data Word MSB (C8051F206)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xBF
Bits7–0:	ADC Data V For ADLJS For ADLJS 12-bit ADC	Vord Bits Γ = 1: Uppe Γ = 0: Bits7- Data Word.	r 8-bits of t -4 are the s	he 12-bit AE sign extensio	OC Data Wo on of Bit3.	rd. 3its 3–0 are	the upper	r 4-bits of the

### SFR Definition 6.5. ADC0L: ADC Data Word LSB (C8051F206)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
								00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xBE			
Bits7–0:	<ul> <li>Bits7–0: ADC Data Word Bits For ADLJST = 1: Bits7–4 are the lower 4-bits of the 12-bit ADC Data Word. Bits3–0 will always read 0. For ADLJST = 0: Bits7–0 are the lower 8-bits of the 12-bit ADC Data Word.</li> <li>NOTE: Resulting 12-bit ADC Data Word appears in the ADC Data Word Registers as follows:</li> </ul>										
NC AD (AI	NOTE: Resulting 12-bit ADC Data Word appears in the ADC Data Word Registers as follows: ADC0H[3:0]:ADC0L[7:0], if ADLJST = 0 (ADC0H[7:4] will be sign extension of ADC0H.3 if a differential reading, otherwise = 0000b)										
AD (AI	0C0H[7:0]:AD0 DC0L[3:0] = 0	C0L[7:4], if 000b)	ADLJST = <sup>-</sup>	1							
EX	EXAMPLE: ADC Data Word Conversion Map, AIN0 Input in Single-Ended Mode (AMX0CF=0x00, AMX0SL=0x00)										
4	AIN0 – AGND	(Volts)	ADC0H:AD (ADLJST =	COL AD : 0) (A	C0H:ADC0 DLJST = 1)	L					
	REF x (4095/	/4096)	0x0FFF		0xFFF0						
	REF x ½	2	0x0800		0x8000						
	REF x (2047/	/4096)	0x07FF		0x7FF0						
	0		0x0000		0x0000						
						<b>-</b>					



R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
CP1EN	CP1OUT	CP1RIF	CP1FIF	CP1HYP1	CP1HYP0	CP1HYN1	CP1HYN0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
	0x9F										
Bit7:	CP1EN: Comparator 1 Enable Bit										
	0: Comparator 1 Disabled.										
BHA	1: Compara	ator 1 Enab	led.								
Bit6:	CP1001: C	Comparator	1 Output St	ate Flag							
	0: Voltage	on CP1+ <	CP1-								
<b>D</b>	1: Voltage	on CP1+ >	CP1-		-						
Bit5:	CP1RIF: Co	omparator 1	Rising-Ed	ge Interrupt	Flag						
	0: No Com	parator 1 R	ising-Eage	Interrupt na	s occurred s	since this fia	ig was clea	ared			
D'14	1: Compara	ator 1 Risin	g-Edge Inte	errupt has o	ccurred sinc	e this flag w	/as cleared				
BIT4:		omparator 1	Falling-Edg	ge interrupt	Flag			I			
	0: No Com	parator 1 Fa	alling-Edge	Interrupt na	as occurred	SINCE THIS THE	ag was clea	areo			
D:+2 2.		ator i Fallin	g-Eage inte	errupt has o	ccurred sind	ce this hag v	vas ciearec	1			
DII3-2.		0. Compara	Dischlad	ve Hysteres		bits					
	00. POSILIVE		= 2  m/								
	10: Positive		s = 2 mV								
	11. Positive	e Hysteresis Hysteresis	s = 4 110 s = 10 mV								
Bit1_0.		-0 Compare	ator 1 Nega	tivo Hystore	sis Control	Rite					
Dit = 0.		-0. Compare	is Disabled	live Hystere		Dita					
	01: Negativ	ve Hysteres	is – 2 mV								
	10: Negativ	ve Hysteres	is = 4 mV								
	11: Negativ	/e Hysteres	is = 10  mV								
	Hogun		io - io iiiv								

### SFR Definition 8.2. CPT1CN: Comparator 1 Control



#### 9.1. Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51<sup>™</sup> instruction set. Standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51<sup>™</sup> counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

#### 9.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 9.1 is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.

#### 9.1.2. MOVX Instruction and Program Memory

The MOVX instruction is typically used to access external data memory. The CIP-51 does not support external data or program memory. In the CIP-51, the MOVX instruction accesses the on-chip program memory space implemented as re-programmable Flash memory and the 1024 bytes of XRAM (optionally available on 'F226/236 and 'F206). This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to Section 10 (Flash Memory) and Section 11 (External RAM) for further details.

Mnemonic	Description	Bytes	Clock Cycles
Arithmetic Operations			
ADD A,Rn	Add register to A	1	1
ADD A, direct	Add direct byte to A	2	2
ADD A,@Ri	Add indirect RAM to A	1	2
ADD A,#data	Add immediate to A	2	2
ADDC A,Rn	Add register to A with carry	1	1
ADDC A, direct	Add direct byte to A with carry	2	2
ADDC A,@Ri	Add indirect RAM to A with carry	1	2
ADDC A,#data	Add immediate to A with carry	2	2
SUBB A,Rn	Subtract register from A with borrow	1	1
SUBB A, direct	Subtract direct byte from A with borrow	2	2
SUBB A,@Ri	Subtract indirect RAM from A with borrow	1	2
SUBB A,#data	Subtract immediate from A with borrow	2	2
INC A	Increment A	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	2

Table 9.1.	CIP-51	Instruction	Set	Summary
------------	--------	-------------	-----	---------



#### 9.3.1. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should be set to logic 0. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.

#### SFR Definition 9.1. SP: Stack Pointer

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	 SFR Address: 0x81
Bits 7–0:	SP: Stack P The stack p before ever	Pointer. ointer holds y PUSH ope	the location	n of the top o e SP registe	of the stack. Ir defaults to	The stack 0 0x07 after	pointer is i reset.	incremented

#### SFR Definition 9.2. DPL: Data Pointer Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x81
Bits 7–0:	DPL: Data F The DPL re addressed F	Pointer Low. gister is the RAM.	low byte of	f the 16-bit [	OPTR. DPT	R is used to	access i	ndirectly

#### SFR Definition 9.3. DPH: Data Pointer High Byte





#### SFR Definition 9.5. ACC: Accumulator

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
ACC.7	ACC.0	ACC.0	ACC.4	ACC.3	ACC.Z	ACC.I	ACC.U				
Bit/	BIIO	BIto	BIt4	BIt3	BItZ	BIT	Bitu	SFR Address:			
							(bit addressable	) 0xE0			
Bits 7–0:	Bits 7–0: ACC: Accumulator This register is the accumulator for arithmetic operations.										

#### SFR Definition 9.6. B: B Register





#### 9.4. Interrupt Handler

The CIP-51 includes an extended interrupt system supporting up to 22 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies according to the specific version of the device. Each interrupt source has one or more associated interrupt-pending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE–EIE2). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

#### 9.4.1. MCU Interrupt Sources and Vectors

The MCU allocates 9 interrupt sources to on-chip peripherals. Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. The MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 9.4. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

#### 9.4.2. External Interrupts

The two external interrupt sources (/INT0 and /INT1) are configurable as active-low level-sensitive or active-low edge-sensitive inputs depending on the setting of IT0 (TCON.0) and IT1 (TCON.2). IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flag for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag follows the state of the external interrupt's input pin. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.

#### 9.4.3. Software Controlled Interrupts

The C8051F2xx family of devices features four Software Controlled Interrupts controlled by flags located in the Software Controlled Interrupt Flag Register (SWCINT). See SFR Definition 9.7. When a logic '1' is written to a Software-Controlled Interrupt Flag, the CIP-51 will jump to an associated interrupt service vector (see Table 9.4, "Interrupt Summary," on page 75). These interrupt flags must be cleared by software.



### SFR Definition 9.9. IP: Interrupt Priority

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	-	PT2	PS	PT1	PX1	PT0	PX0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
							(bit addressable)	0xB8				
BITS7-6:	UNUSED.	UNUSED. Read = 00b, Write = don't care.										
Bit5:	<ul><li>PT2 Timer 2 Interrupt Priority Control.</li><li>This bit sets the priority of the Timer 2 interrupts.</li><li>0: Timer 2 interrupts set to low priority level.</li><li>1: Timer 2 interrupts set to high priority level.</li></ul>											
Bit4:	PS: Serial This bit se 0: UART i 1: UART i	<ul><li>PS: Serial Port (UART) Interrupt Priority Control.</li><li>This bit sets the priority of the Serial Port (UART) interrupts.</li><li>0: UART interrupts set to low priority level.</li><li>1: UART interrupts set to high priority level.</li></ul>										
Bit3:	PT1: Time This bit se 0: Timer 1 1: Timer 1	<ul><li>PT1: Timer 1 Interrupt Priority Control.</li><li>This bit sets the priority of the Timer 1 interrupts.</li><li>0: Timer 1 interrupts set to low priority level.</li><li>1: Timer 1 interrupts set to high priority level.</li></ul>										
Bit2:	<ul> <li>PX1: External Interrupt 1 Priority Control.</li> <li>This bit sets the priority of the External Interrupt 1 interrupts.</li> <li>0: External Interrupt 1 set to low priority level.</li> <li>1: External Interrupt 1 set to high priority level.</li> </ul>											
Bit1:	<ul><li>PT0: Timer 0 Interrupt Priority Control.</li><li>This bit sets the priority of the Timer 0 interrupts.</li><li>0: Timer 0 interrupts set to low priority level.</li><li>1: Timer 0 interrupt set to high priority level.</li></ul>											
Bit0:	<ul> <li>PX0: External Interrupt 0 Priority Control.</li> <li>This bit sets the priority of the External Interrupt 0 interrupts.</li> <li>0: External Interrupt 0 set to low priority level.</li> <li>1: External Interrupt 0 set to high priority level.</li> </ul>											





Figure 14.1. Port I/O Functional Block Diagram









R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xF1	
<ul> <li>Bits7–0: Port0 Digital/Analog Input Mode</li> <li>0: Corresponding Port0 pin Digital Input disabled. (For analog use, i.e., ADC).</li> <li>1: Corresponding Port0 pin Digital Input is enabled.</li> </ul>									

SFR Definition 14.7. P1: Port1 Register



### SFR Definition 14.8. PRT1CF: Port1 Configuration Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xA5
<ul> <li>Bits7–0: PRT1CF.[7:0]: Output Configuration Bits for P1.7–P1.0 (respectively)</li> <li>0: Corresponding P1.n Output Mode is Open-Drain.</li> <li>1: Corresponding P1.n Output Mode is Push-Pull.</li> </ul>								



### 15.2. Operation

Only a SPI master device can initiate a data transfer. The SPI is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.1). Writing a byte of data to the SPI data register (SPI0DAT) when in Master Mode starts a data transfer. The SPI master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. The SPI master can be configured to shift in/out from one to eight bits in a transfer operation in order to accommodate slave devices with different word lengths. The SPIFRS bits in the SPI Configuration Register (SPI0CFG.[2:0]) are used to select the number of bits to shift in/out in a transfer operation.

While the SPI master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. The data byte received from the slave replaces the data in the master's data register. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data transfer in both directions is synchronized with the serial clock generated by the master. Figure 15.3 illustrates the full-duplex operation of an SPI master and an addressed slave.



Figure 15.3. Full Duplex Operation

The SPI data register is double buffered on reads, but not on a write. If a write to SPI0DAT is attempted during a data transfer, the WCOL flag (SPI0CN.6) will be set to logic 1 and the write is ignored. The current data transfer will continue uninterrupted. A read of the SPI data register by the system controller actually reads the receive buffer. If the receive buffer still holds unread data from a previous transfer when the last bit of the current transfer is shifted into the SPI shift register, a receive overrun occurs and the RXOVRN flag (SPI0CN.4) is set to logic 1. The new data is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte causing the overrun is lost.

When the SPI is enabled and not configured as a master, it will operate as an SPI slave. Another SPI device acting as a master will initiate a transfer by driving the NSS signal low. The master then shifts data out of the shift register on the MOSI pin using the its serial clock. The SPIF flag is set to logic 1 at the end of a data transfer (when the NSS signal goes high). The slave can load its shift register for the next data transfer by writing to the SPI data register. The slave must make the write to the data register at least one SPI serial clock cycle before the master starts the next transmission. Otherwise, the byte of data already in the slave's shift register will be transferred.



SFR Definition	15.2.	SPI0CN:	SPI	Control
----------------	-------	---------	-----	---------

R/W	R/W	R/W	R/W	R	R	R/W	R/W	Reset Value		
SPIF	WCOL	MODF	RXOVRN	TXBSY	SLVSEL	MSTEN	SPIEN	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xF8		
Bit7:	SPIF: SPI Interrupt Flag. This bit is set to logic 1 by hardware at the end of a data transfer. If interrupts are enabled, setting this bit causes the CPU to vector to the SPI0 interrupt service routine. This bit is not automatically cleared by hardware. It must be cleared by software.									
Bit6:	WCOL: Write Collision Flag. This bit is set to logic 1 by hardware (and generates a SPI interrupt) to indicate a write to the SPI data register was attempted while a data transfer was in progress. It is cleared by soft- ware.									
Bit5:	MODF: Mode Fault Flag. This bit is set to logic 1 by hardware (and generates a SPI interrupt) when a master mode collision is detected (NSS is low and MSTEN = 1). This bit is not automatically cleared by hardware. It must be cleared by software.									
Bit4:	RXOVRN: Receive Overrun Flag. This bit is set to logic 1 by hardware (and generates a SPI interrupt) when the receive buffer still holds unread data from a previous transfer and the last bit of the current transfer is shifted into the SPI shift register. This bit is not automatically cleared by hardware. It must be cleared by software.									
Bit3:	TXBSY: Transmit Busy Flag. This bit is set to logic 1 by hardware while a master mode transfer is in progress. It is cleared by hardware at the end of the transfer.									
Bit2:	SLVSEL: Slave Selected Flag. This bit is set to logic 1 whenever the NSS pin is low indicating it is enabled as a slave. It is cleared to logic 0 when NSS is high (slave disabled).									
Bit1:	MSTEN: Master Mode Enable. 0: Disable master mode. Operate in slave mode. 1: Enable master mode. Operate as a master.									
Bit0:	SPIEN: SPI Enable. This bit enables/disables the SPI. 0: SPI disabled. 1: SPI enabled.									



#### 17.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. The TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0. Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0.



Figure 17.2. T0 Mode 2 Block Diagram



### SFR Definition 17.8. T2CON: Timer 2 Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
	(bit addressable) 0xC										
Bit7:	TF2: Time	r 2 Overflov	v Flag.								
	Set by hardware when Timer 2 overflows from 0xFFFF to 0x0000. When the Timer 2 inter-										
	rupt is ena	bled, setting	g this bit ca	uses the C	PU to vecto	or to the Tin	ner 2 interrup	t service rou-			
	tine. This	bit is not au	itomatically	cleared by	hardware a	and must b	e cleared by	software.			
D:40.		of be set wh	en RCLK a	ind/or ICL	care logic	l.					
BITO:	EXF2: IIM	er 2 Extern	al Flag.	onturo or ro	lood in only	and by a bi	ab to low trop	wition on the			
	T2EX input	t nin and E	YEN2 is loc	ic 1 Whor	the Timer	2 interrunt	is enabled s	etting this hit			
	causes the	CPU to ve	ctor to the	Timer 2 Inte	errupt servi	ce routine	This bit is no	ot automati-			
	cally cleare	ed by hardv	vare and m	ust be clea	red by softv	vare.					
Bit5:	RCLK: Re	ceive Clock	Flag.		,						
	Selects wh	nich timer is	used for th	ne UART's r	eceive cloc	k in modes	s 1 or 3.				
	0: Timer 1	overflows u	used for rec	eive clock.							
<b>D</b> '/ 4	1: Timer 2	overflows u	used for rec	eive clock.							
Bit4:	ICLK: Ira	nsmit Clock	( Flag.		ronomit olo	ak in mada	o 1 or 2				
	0. Timer 1		used for tra	nemit clock	ransmit cio	ck in mode	S I 0I 3.				
	1: Timer 2	overflows	ised for tra	nsmit clock	•						
Bit3:	EXEN2: Ti	mer 2 Exter	rnal Enable								
	Enables hi	gh-to-low tr	ansitions o	n T2EX to t	rigger capt	ures or relo	ads when Ti	mer 2 is not			
	operating i	n Baud Rat	e Generato	or mode.	00 1						
	0: High-to-	low transition	ons on T2E	X ignored.							
	1: High-to-	low transition	ons on T2E	X cause a	capture or r	eload.					
Bit2:	TR2: Time	r 2 Run Co	ntrol.								
	I his bit en	ables/disab	les Timer 2								
	0. Timer 2 enabled										
Bit1:	C/T2: Cou	nter/Timer S	Select.								
2	0: Timer F	unction: Tir	mer 2 incre	mented by	clock define	ed by T2M	(CKCON.5).				
	1: Counte	r Function:	Timer 2 inc	remented t	by high-to-lo	ow transitio	ns on externa	al input pin			
	P0.6/T2.										
Bit0:	CP/RL2: C	apture/Relo	oad Select.								
	This bit se	lects wheth	er Timer 2	functions in	capture or	auto-reloa	d mode. EXE	EN2 must be			
	logic 1 for high-to-low transitions on 12EX to be recognized and used to trigger captures or										
	mode	I RULK OF	I ULK IS SEI	, this dit is i	ignored and	a nimer 2 W	in iunction in	auto-reload			
	0. Auto-rel	oad on Tim	er 2 overflo	w or high-t	o-low transi	ition at T2F	X (FXFN2 –	1)			
	1: Capture	on high-to-	low transiti	on at T2EX	(EXEN2 =	1).		• ,•			
		3. 10			,	,					



### SFR Definition 17.9. RCAP2L: Timer 2 Capture Register Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xCA
0xCA Bits 7–0: RCAP2L: Timer 2 Capture Register Low Byte. The RCAP2L register captures the low byte of Timer 2 when Timer 2 is configured in capture mode. When Timer 2 is configured in auto-reload mode, it holds the low byte of the reload value.								

#### SFR Definition 17.10. RCAP2H: Timer 2 Capture Register High Byte



#### SFR Definition 17.11. TL2: Timer 2 Low Byte



### SFR Definition 17.12. TH2: Timer 2 High Byte





#### 18.2. Boundary Scan Bypass and ID Code

The MCU does not support boundary scan (IEEE 1149.1), however, it does support the bypass and ID code functions. Because the MCU utilizes JTAG for Flash memory programming and debug support, and other devices in a system may use JTAG boundary scan, the MCU supports being placed in BYPASS so the user may maintain a single JTAG port for a system. Additionally, the MCU supports an ID code.

#### **18.2.1. BYPASS Instruction**

The BYPASS instruction is accessed via the IR. It provides access to the standard 1-bit JTAG Bypass data register.

#### 18.2.2. IDCODE Instruction

The IDCODE instruction is accessed via the IR. It provides access to the 32-bit Device ID register.

Ve	ersion	Part Number	Manufacturer ID		1	Reset Value 0xn0000243			
Bit31	Bit28	Bit27 Bit1	2 Bit11	Bit1	Bit0				
Version = =	Version = 0000b (Revision A) = 0001b (Revision B)								
Part Number = 0000 0000 0000 0001b (C8051F206/220/1/6, C8051F230/1/6)									
Manufacturer ID = 0010 0100 001b (Silicon Laboratories)									

#### JTAG Register Definition 18.6. DEVICEID: JTAG Device ID

### 18.3. Debug Support

The MCU has on-chip JTAG and debug circuitry that provide non-intrusive, full speed, in-circuit debug using the production part installed in the end application using the four pin JTAG I/F. Silicon Labs' debug system supports inspection and modification of memory and registers, breakpoints, stack tracing, and single stepping. No additional target RAM, program memory, or communications channels are required. All the digital and analog peripherals are functional and work correctly (remain in sync) while emulating. The WDT is disabled when the MCU is halted during single stepping or at a breakpoint.

The C8051F2xxDK is a development kit with all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8061F206, C8051F220/1/6 and C8051F230/1/6. The kit includes an Integrated Development Environment (IDE) which has a debugger and integrated 8051 assembler. It has an RS-232 to JTAG interface module referred to as the EC. The kit also includes RS-232 and JTAG cables, and wall-mount power supply.





#### Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific to result in significant personal injury or death. Silicon Laboratories products are generally not intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com