# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	32
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	· ·
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f230r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

17.2.Timer 2       133         17.2.1.Mode 0: 16-bit Counter/Timer with Capture       134         17.2.2.Mode 1: 16-bit Counter/Timer with Auto-Reload       135         17.2.3.Mode 2: Baud Rate Generator       136 <b>18.JTAG 139</b> 18.1.Flash Programming Commands       140         18.2.Boundary Scan Bypass and ID Code       143         18.2.1.BYPASS Instruction       143         18.3.Debug Support       143         18.3.Debug Support       143		
17.2.1.Mode 0: 16-bit Counter/Timer with Capture13417.2.2.Mode 1: 16-bit Counter/Timer with Auto-Reload13517.2.3.Mode 2: Baud Rate Generator136 <b>18.JTAG139</b> 18.1.Flash Programming Commands14018.2.Boundary Scan Bypass and ID Code14318.2.1.BYPASS Instruction14318.3.Debug Support14314.314318.3.Debug Support143143143143143	17.2.Timer 2	133
17.2.2.Mode 1: 16-bit Counter/Timer with Auto-Reload.       135         17.2.3.Mode 2: Baud Rate Generator       136 <b>18.JTAG 139</b> 18.1.Flash Programming Commands       140         18.2.Boundary Scan Bypass and ID Code       143         18.2.1.BYPASS Instruction       143         18.3.Debug Support       143         18.3.Debug Support       143	17.2.1.Mode 0: 16-bit Counter/Timer with Capture	134
17.2.3.Mode 2: Baud Rate Generator136 <b>18. JTAG139</b> 18.1.Flash Programming Commands14018.2.Boundary Scan Bypass and ID Code14318.2.1.BYPASS Instruction14318.2.2.IDCODE Instruction14318.3.Debug Support143143143143143	17.2.2.Mode 1: 16-bit Counter/Timer with Auto-Reload	135
18. JTAG13918.1. Flash Programming Commands14018.2. Boundary Scan Bypass and ID Code14318.2.1. BYPASS Instruction14318.2.2. IDCODE Instruction14318.3. Debug Support143143143143143143143	17.2.3.Mode 2: Baud Rate Generator	136
18.1.Flash Programming Commands14018.2.Boundary Scan Bypass and ID Code14318.2.1.BYPASS Instruction14318.2.2.IDCODE Instruction14318.3.Debug Support143143143	18. JTAG	139
18.2.Boundary Scan Bypass and ID Code14318.2.1.BYPASS Instruction14318.2.2.IDCODE Instruction14318.3.Debug Support143143143143143	18.1.Flash Programming Commands	140
18.2.1.BYPASS Instruction14318.2.2.IDCODE Instruction14318.3.Debug Support143143Contact Information144	18.2.Boundary Scan Bypass and ID Code	143
18.2.2.IDCODE Instruction	18.2.1.BYPASS Instruction	143
18.3.Debug Support	18.2.2.IDCODE Instruction	143
Contact Information 144	18.3.Debug Support	143
	Contact Information	144





Figure 1.6. Comparison of Peak MCU Throughputs

## 1.2. On-Board Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. An optional 1024 bytes of XRAM is available on the 'F206, 'F226 and 'F236. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128-byte SFR address space. The lower 128 bytes of RAM are accessible via direct or indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

The MCU's program memory consists of 8 k + 128 bytes of Flash. This memory may be reprogrammed insystem in 512 byte sectors, and requires no special off-chip programming voltage. The 512 bytes from addresses 0x1E00 to 0x1FFF are reserved for factory use. There is also a user programmable 128-byte sector at address 0x2000 to 0x207F, which may be useful as a table for storing software constants, nonvolatile configuration information, or as additional program space. See Figure 1.7 for the MCU system memory map.



Name	<sup>6</sup> F206, F220, 226, 230, 236 <b>48-Pin</b>	<sup>•F221,</sup> 231 <b>32-Pin</b>	Туре	Description
P2 7	18	•= •		Part2 Bit7 (See the Part I/O Sub-System section for complete
1 2.1	10		A In	description).
P3.0	44		D I/O	Port3 Bit0. (See the Port I/O Sub-System section for complete
			A In	description).
P3.1	43		D I/O	Port3 Bit1. (See the Port I/O Sub-System section for complete
			A In	description).
P3.2	42		D I/O	Port3 Bit2. (See the Port I/O Sub-System section for complete
			A In	description).
P3.3	41		D I/O	Port3 Bit3. (See the Port I/O Sub-System section for complete
			A In	description).
P3.4	30		D I/O	Port3 Bit4. (See the Port I/O Sub-System section for complete
			A In	description).
P3.5	29		D I/O	Port3 Bit5. (See the Port I/O Sub-System section for complete
			A In	description).
P3.6	20		D I/O	Port3 Bit6. (See the Port I/O Sub-System section for complete
			A In	description).
P3.7	19		D I/O	Port3 Bit7. (See the Port I/O Sub-System section for complete
			A In	description).

Table 4.1. Pin Definitions (Continued)

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
	-	-	AMXEN	PRTSL1	PRTSL0	PINSL2	PINSL1	PINSL0	00000000			
	Bit7	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Address:										
			0xBB									
	the 7 Could NULLEED Deed Only Write dealt core											
Bit	Bits 7–6: UNUSED. Read = 00b; Write = don't care											
Bit	5:	AMXEN ena	able									
		0: AMXEN	disabled and	d port pins a	are unavaila	ble for anal	og use.					
		1: AMXEN	enabled to u	ise/select p	ort pins for a	analog use.						
Bit	Bits 4–3: PRTSL1–0: Port Select Bits .											
		00: Port0 se	elect to conf	igure pin for	r analog inp	ut from this	port.					
		01: Port1 se	elect to conf	igure pin for	r analog inp	ut from this	port.					
		10: Port2 se	elect to conf	igure pin for	r analog inp	ut from this	port.					
		11: Port3 se	elect to confi	igure pin for	analog inpu	ut from this	port.					
Bit	s 2–0:F	PINSL2-0: F	Pin Select B	its								
		000: Pin 0 c	of selected p	ort (above)	to be used	for analog i	nput.					
		001: Pin 1 c	of selected p	ort (above)	to be used	for analog i	nput.					
		010: Pin 2 c	of selected p	ort (above)	to be used	for analog i	nput.					
		011: Pin 3 c	of selected p	ort (above)	to be used	for analog i	nput.					
		100: Pin 4 c	of selected p	ort (above)	to be used	for analog i	nput.					
		101: Pin 5 c	of selected p	ort (above)	to be used	for analog i	nput.					
		110: Pin 6 c	of selected p	ort (above)	to be used	for analog i	nput.					
		111: Pin 7 o	of selected p	ort (above)	to be used f	or analog ir	nput.					

## SFR Definition 5.1. AMX0SL: AMUX Channel Select

\* Selecting a port for analog input does NOT default all pins of that port as analog input. After selecting a port for analog input, a pin must be selected using pin select bits (PINSL2–0). For example, after setting the AMXEN to '1', setting PRTSL1–0 to "11", and setting PINSL2–0 to "100" P3.4 is configured as analog input. All other Port 3 pins remain as GPIO pins. Also note that in order to use a port pin as analog input, its input mode should be set to *analog*. Please see section 14.2.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
ADCSC2	ADCSC1	ADCSC0	-	-	AMPGN2	AMPGN1	AMPGN0	01100000				
Bit7	Bit6	Bit6Bit5Bit4Bit3Bit2Bit1Bit0SFR Address:										
								0xBC				
Bits7–5:	ts7–5: ADCSC2–0: ADC SAR Conversion Clock Period Bits											
	000: SAR Conversion Clock = 1 System Clock											
	001: SAR Conversion Clock = 2 System Clocks											
	010: SAR (	010: SAR Conversion Clock = 4 System Clocks										
	011: SAR (	011: SAR Conversion Clock = 8 System Clocks										
	1xx: SAR (	Conversion	Clock = 16	Systems Cl	ocks							
	NOTE: SA	R conversio	n clock sho	uld be less	than or equ	al to 2MHz.						
Bits4–3:	UNUSED.	Read = 00b	; Write = do	n't care								
Bits2–0:	AMPGN2-0	): ADC Inter	nal Amplifie	er Gain								
	000: Gain :	= 1	•									
	001: Gain :	= 2										
	010: Gain :	= 4										
	011: Gain =	= 8										
	10x: Gain =	= 16										
	11x: Gain =	= 0.5										
		- • -										

## SFR Definition 5.2. ADC0CF: ADC Configuration Register



## 6.2. ADC Modes of Operation

The ADC has a maximum conversion speed of 100 ksps. The ADC conversion clock is derived from the system clock. The ADC conversion clock is derived from a divided version of SYSCLK. Divide ratios of 1, 2, 4, 8, or 16 are supported by setting the ADCSC bits in the ADC0CF Register. This is useful to adjust conversion speed to accommodate different system clock speeds.

A conversion can be initiated in one of two ways, depending on the programmed states of the ADC Start of Conversion Mode bits (ADSTM1, ADSTM0) in ADC0CN. Conversions may be initiated by:

- 1. Writing a 1 to the ADBUSY bit of ADC0CN;
- 2. A Timer 2 overflow (i.e. timed continuous conversions).

Writing a 1 to ADBUSY provides software control of the ADC whereby conversions are performed "ondemand". During conversion, the ADBUSY bit is set to 1 and restored to 0 when conversion is complete. The falling edge of ADBUSY triggers an interrupt (when enabled) and sets the ADCINT interrupt flag in the ADC0CN register. Note: When conversions are performed "on-demand", the ADCINT flag, not ADBUSY, should be polled to determine when the conversion has completed. Converted data is available in the ADC data word register, ADC0H.

The ADCTM bit in register ADC0CN controls the ADC track-and-hold mode. In its default state, the ADC input is continuously tracked, except when a conversion is in progress. Setting ADCTM to 1 allows one of two different low power track-and-hold modes to be specified by states of the ADSTM1-0 bits (also in ADC0CN):

- 1. Tracking begins with a write of 1 to ADBUSY and lasts for 3 SAR clocks;
- 2. Tracking starts with an overflow of Timer 2 and lasts for 3 SAR clocks.

Tracking can be disabled (shutdown) when the entire chip is in low power standby or sleep modes.





Figure 6.2. 12-Bit ADC Track and Conversion Example Timing





Figure 8.2. Comparator Hysteresis Plot





Figure 9.2. Memory Map

## 9.2.3. General Purpose Registers

The lower 32 bytes of data memory, locations 0x00 through 0x1F, may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in SFR Definition 9.4). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

#### 9.2.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit 7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51<sup>™</sup> assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22h.3

moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the user Carry flag.



## 9.4. Interrupt Handler

The CIP-51 includes an extended interrupt system supporting up to 22 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies according to the specific version of the device. Each interrupt source has one or more associated interrupt-pending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE–EIE2). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

## 9.4.1. MCU Interrupt Sources and Vectors

The MCU allocates 9 interrupt sources to on-chip peripherals. Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. The MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 9.4. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

## 9.4.2. External Interrupts

The two external interrupt sources (/INT0 and /INT1) are configurable as active-low level-sensitive or active-low edge-sensitive inputs depending on the setting of IT0 (TCON.0) and IT1 (TCON.2). IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flag for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag follows the state of the external interrupt's input pin. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.

#### 9.4.3. Software Controlled Interrupts

The C8051F2xx family of devices features four Software Controlled Interrupts controlled by flags located in the Software Controlled Interrupt Flag Register (SWCINT). See SFR Definition 9.7. When a logic '1' is written to a Software-Controlled Interrupt Flag, the CIP-51 will jump to an associated interrupt service vector (see Table 9.4, "Interrupt Summary," on page 75). These interrupt flags must be cleared by software.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
ECP1R	ECP1F	ECP0R	ECP0F	-	EWADC0	-	ESPI0	00000000				
Bit7	Bit6	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Addres 0xE6										
Bit7:	ECP1R: Enable Comparator 1 (CP1) Rising Edge Interrupt. This bit sets the masking of the CP1 interrupt. 0: Disable CP1 Rising Edge interrupt. 1: Enable interrupt requests generated by the CP1RIF flag (CPT1CN.3).											
Bit6:	<ul> <li>ECP1F: Enable Comparator 1 (CP1) Falling Edge Interrupt.</li> <li>This bit sets the masking of the CP1 interrupt.</li> <li>0: Disable CP1 Falling Edge interrupt.</li> <li>1: Enable interrupt requests generated by the CP1FIF flag (CPT1CN.4).</li> </ul>											
Bit5:	ECP0R: Enable Comparator 0 (CP0) Rising Edge Interrupt. This bit sets the masking of the CP0 interrupt. 0: Disable CP0 Rising Edge interrupt. 1: Enable interrupt requests generated by the CP0RIF flag (CPT0CN.3).											
Bit4:	ECP0F: Enable Comparator 0 (CP0) Falling Edge Interrupt. This bit sets the masking of the CP0 interrupt. 0: Disable CP0 Falling Edge interrupt. 1: Enable interrupt requests generated by the CP0FIF flag (CPT0CN.4).											
Bit3:	Reserved.	Read = 0, V	Vrite = don't	care.								
Bit2:	EWADC0: E This bit sets 0: Disable 1: Enable I	<ul><li>EWADC0: Enable Window Comparison ADC0 Interrupt.</li><li>This bit sets the masking of ADC0 window compare interrupt.</li><li>0: Disable ADC0 Window Comparison Interrupt.</li><li>1: Enable Interrupt requests generated by ADC0 Window Comparisons.</li></ul>										
Bit1:	Reserved.	Read = 0, V	Vrite = don't	care.								
Bit0:	ESPI0: Ena This bit sets 0: Disable 1: Enable I	ble Serial P s the maskir all SPI0 inte nterrupt req	Peripheral In ng of SPI0 ir errupts. uests gener	terface 0 In hterrupt. rated by SP	terrupt. 10.							

## SFR Definition 9.10. EIE1: Extended Interrupt Enable 1





Flash Read Lock Byte

Bits7–0: Each bit locks a corresponding block of memory. (Bit 7 is MSB.)

0: Read operations are locked (disabled) for corresponding block across the JTAG interface.

1: Read operations are unlocked (enabled) for corresponding block across the JTAG interface.

Flash Write/Erase Lock Byte

Bits7–0: Each bit locks a corresponding block of memory.

0: Write/Erase operations are locked (disabled) for corresponding block across the JTAG interface.

1: Write/Erase operations are unlocked (enabled) for corresponding block across the JTAG interface.

Flash Access Limit Register (FLACL)

The content of this register is used as the high byte of the 16-bit software read limit address. The 16-bit read limit address value is calculated as 0xNN00 where NN is replaced by content of this register on reset. Software running at or above this address is prohibited from using the MOVX and MOVC instructions to read, write, or erase, locations below this address. Any attempts to read locations below this limit will return the value 0x00.

## Figure 10.1. Flash Program Memory Security Bytes

The lock bits can always be read and cleared to logic 0 regardless of the security setting applied to the block containing the security bytes. This allows additional blocks to be protected after the block containing the security bytes has been locked. However, the only means of removing a lock once set is to erase the entire program memory space by performing a JTAG erase operation. NOTE: Erasing the Flash memory block containing the security bytes will automatically initiate erasure of the entire program memory space (except for the reserved area). This erasure can only be performed via the JTAG. If a non-security byte in the 0x1C00–0x1DFF page is written to in order to perform an erasure of that page, then that page including the security bytes will be erased.



## 14. Port Input/Output

#### Description

The C8051F221/231 have three I/O Ports: Port0, Port1, and Port2. The C8051F206, C8051F220/6 and C8051F230/6 have four I/O Ports: Port0, Port1, Port2, and Port3. A wide array of digital resources can be assigned to these ports by the simple configuration of the port's corresponding multiplexer (MUX). Please see Figure 8.1. Additionally, all external port pins are available as analog input.

## 14.1. Port I/O Initialization

Port I/O initialization is straightforward. Registers PRT0MX, PRT1MX and PRT2MX must be loaded with the appropriate values to select the digital I/O functions required by the design. The output driver characteristics of the I/O pins are defined using the Port Configuration Registers PRT0CF, PRT1CF, PRT2CF and PRT3CF. Each Port Output driver can be configured as either Open Drain or Push-Pull. This is required even for the digital resources selected in the PRTnMX registers, and is not automatic.

Any or all pins may be configured as digital I/O or as analog input. The default mode is digital I/O. The P0MODE, P1MODE, P2MODE, and P3MODE special function registers are used to configure the port pins as digital or analog as defined in this section.

The final step is initializing the individual resources selected using the appropriate setup registers. Initialization procedures for the various digital resources may be found in the detailed explanation of each available function. The reset state of each register is shown in the figures that describe each individual register.

> NOTE: The input mode of pins configured for use with Timer 0, 1, or 2 must be manually configured.

- 1. The output mode of all ports pins must be configured regardless of whether the port pin is either standard general-purpose I/O or controlled by a digital peripheral.
- 2. For all pins used as Timer inputs (P0.4/T0, P0.5/T1, P0.6/T2, and P0.7/T2EX), the output mode must be "open-drain" (which is the reset state), and "1" must be written to the associated port pin to prevent possible contention for the port pin that could result in an overcurrent condition. For example, to configure a Timer0, set PRT0MX's T0E Timer0 enable bit to '1' to route Timer0 to Port Pin P0.4. Then place P0.4/T0 in open-drain configuration (which is set in PRT0CF by default), and write a '1' to P0.4 to set its output state to high impedance for use as a digital peripheral input (port pins also default to logic high state upon reset). Lastly, ensure P0MODE.4 is '1' for digital input mode. (All pins default to digital input mode upon reset.)



## SFR Definition 14.12. P2MODE: Port2 Digital/Analog Input Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
								11111111			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
	0xF3										
Bits7–0:	Bits7–0: Port2 Digital/Analog Output Mode 0: Corresponding Port2 pin Digital Input disabled. (For analog use, i.e., ADC). 1: Corresponding Port2 pin Digital Input is enabled.										

## SFR Definition 14.13. P3: Port3 Register\*



## SFR Definition 14.14. PRT3CF: Port3 Configuration Register\*

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
Bit7	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Add											
	0xA7											
Bits7–0:	PRT3CF.[7: 0: Correspo 1: Correspo	0]: Output ( onding P3.r onding P3.r	Configuration Output Mo Output Mo	on Bits for P ode is Open ode is Push-	3.7–P3.0 (re -Drain. ·Pull.	espectively)						



Multiple masters may reside on the same bus. A Mode Fault flag (MODF, SPI0CN.5) is set to logic 1 when the SPI is configured as a master (MSTEN = 1) and its slave select signal NSS is pulled low. When the Mode Fault flag is set, the MSTEN and SPIEN bits of the SPI control register are cleared by hardware, thereby placing the SPI module in an "off-line" state. In a multiple-master environment, the system controller should check the state of the SLVSEL flag (SPI0CN.2) to ensure the bus is free before setting the MSTEN bit and initiating a data transfer.

## 15.2. Serial Clock Timing

As shown in Figure 15.4, four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.7) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.6) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. Note: the SPI should be disabled (by clearing the SPIEN bit, SPI0CN.0) while changing the clock phase and polarity.

The SPI Clock Rate Register (SPI0CKR) as shown in SFR Definition 15.3 controls the master mode serial clock frequency. This register is ignored when operating in slave mode.





## 15.3. SPI Special Function Registers

The SPI is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI Bus are described in the following section.



## 17. Timers

The CIP-51 implements three, 16-bit counter/timers comparable with those found in the standard 8051 MCU's. These can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2 offers additional capabilities not available in Timers 0 and 1, such as capture and baud rate generation.

Timer 0 and Timer 1:	Timer 2:
13-bit counter/timer	16-bit counter/timer with auto-reload
16-bit counter/timer	16-bit counter/timer with capture
8-bit counter/timer with auto-reload	Baud rate generator
Two 8-bit counter/timers (Timer 0 only)	

When functioning as a timer, the counter/timer registers are incremented on each clock tick. Clock ticks are derived from the system clock divided by either one or twelve as specified by the Timer Clock Select bits (T2M–T0M) in CKCON. The twelve-clocks-per-tick option provides compatibility with the older generation of the 8051 family. Applications that require a faster timer can use the one-clock-per-tick option.

When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin (P0.4/T0, P0.5/T1, or P0.6/T2. Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given level for at least two full system clock cycles to ensure the level is sampled.

## 17.1. Timer 0 and Timer 1

Timer 0 and Timer 1 are accessed and controlled through SFR's. Each counter/timer is implemented as a 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control (TCON) register is used to enable Timer 0 and Timer 1 as well as indicate their status. Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits M1–M0 in the Counter/Timer Mode (TMOD) register. Each timer can be configured independently. Following is a detailed description of each operating mode.

#### 17.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as a 13-bit counter/timer in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSB's of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4–TL0.0. The three upper bits of TL0 (TL0.7–TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if enabled.

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. Clearing C/T selects the system clock as the input for the timer. When C/T0 is set to logic 1, high-to-low transitions at the selected input pin increment the timer register. (Refer to section 14 for information on selecting and configuring external I/O pins.)

Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is 0 or the input signal /INT0 is logic-level one. Setting GATE0 to logic 1 allows the timer to be controlled by the external input signal /INT0, facilitating pulse width measurements.



TR0 GATE0 /INT0 Counter/Time							
0	Х	Х	Disabled				
1	0 X Enabled						
1	1	0	Disabled				
1	1	1	Enabled				
X = Don't	Care						

Setting TR0 does not reset the timer register. The timer register should be initialized to the desired value before enabling the timer.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0.



Figure 17.1. T0 Mode 0 Block Diagram

#### 17.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.



#### 17.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. The TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0. Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0.



Figure 17.2. T0 Mode 2 Block Diagram



SFR Deminition 17.2. IMOD. Inner Mod	SFR	Definition	17.2.	TMOD:	Timer	Mode
--------------------------------------	-----	------------	-------	-------	-------	------

R/W	R/\	N	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
GATE	1 C/	Г1   Т	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0	00000000		
Bit7	Bit	6	Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Addres								
									0x89		
Bit7: GATE1: Timer 1 Gate Control.											
	0: Tim	er 1 enat	oled whe	en TR1 = 1	irrespective	e of /INT1 log	gic level.				
	1: Tim	1: Timer 1 enabled only when TR1 = 1 AND /INT1 = logic level one.									
Bit6:	C/I1: Counter/Timer 1 Select.										
0: Timer Function: Timer 1 incremented by clock defined by T1M bit (CKCON.4).											
1: Counter Function: Timer 1 incremented by high-to-low transitions on external input pin											
Bits5–4	: T1M1-	-T1M0: T	imer 1 I	Mode Selec	:t.						
	These	bits sele	ct the T	imer 1 oper	ation mode						
	T1M1	T1M0			Mode						
	0	0	Mode (	): 13-bit cou	unter/timer						
	0	0 1 Mode 1: 16-bit counter/timer									
	1	0	Mode 2	2: 8-bit cour	nter/timer w	ith auto-relo	ad				
	1	1	Mode 3	3: Timer 1 I	nactive/stop	ped					
<b>D</b> '(0	0 A T F	0 <b>T</b>		S							
BIt3:	GATE 0: Tim	0: Timer (	U Gate (	$_{\rm ontrol.}$	irrocpoctive						
	0. Tim 1: Tim	er 0 enat	oled only	/ when TR(	= 1  AND /		level one				
	1. 1111					intro – logio					
Bit2:	C/T0:	Counter/	Timer S	elect.							
	0: Tin	ner Funct	ion: Tim	er 0 increm	ented by cl	ock defined	by T0M bit	(CKCON.:	3).		
	1: Co	unter Fur	nction: T	imer 0 incre	emented by	high-to-low	transitions	on externa	al input pin		
	P0.4/1	0. TOMO: T									
Bits1-C	Those	-101VIU: 1 bite colo	Imer U I	viode Selec	I. Intion mode						
	mese			iner o oper	alion mode	•					
	T0M1	TOMO			Mode						
	0	0	Mode (	): 13-bit cou	unter/timer						
	0	1	Mode '	1: 16-bit cou	unter/timer						
	1	0	Mode 2	2: 8-bit cour	nter/timer w	ith auto-relo	ad				
	1	1	Mode 3	3: Two 8-bit	counter/tim	ners					



## **DOCUMENT CHANGE LIST**

## **Revision 1.5 to Revision 1.6**

• Table 3.1 on page 24 corrected to show 32 kHz instead of 32 MHz.





#### Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific to result in significant personal injury or death. Silicon Laboratories products are generally not intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com