Silicon Labs - C8051F231 Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	22
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f231

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:



1. System Overview

The C8051F2xx is a family of fully integrated, mixed-signal System on a Chip MCU's available with a true 12-bit ('F206) multi-channel ADC, 8-bit multi-channel ADC ('F220/1/6 and 'F206), or without an ADC ('F230/1/6). Each model features an 8051-compatible microcontroller core with 8 kB of Flash memory. There are also UART and SPI serial interfaces implemented in hardware (not "bit-banged" in user software). Products in this family feature 22 or 32 general purpose I/O pins, some of which can be used for assigned digital peripheral interface. Any pins may be configured for use as analog input to the analog-to-digital converter ('F220/1/6 and 'F206 only). (See the Product Selection Guide in Table 1.1 for a quick reference of each MCUs' feature set.)

Other features include an on-board V_{DD} monitor, WDT, and clock oscillator. On-board Flash memory can be reprogrammed in-circuit, and may also be used for non-volatile data storage. Integrated peripherals can also individually shut down any or all of the peripherals to conserve power. All parts have 256 bytes of SRAM. Also, an additional 1024 bytes of RAM is available in the 'F206/226/236.

On-board JTAG debug support allows non-intrusive (uses no on-chip resources), full speed, in-circuit debug using the production MCU installed in the final application. This debug system supports inspection and modification of memory and registers, setting breakpoints, watchpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional when emulating using JTAG.

Each MCU is specified for 2.7 to 3.6 V operation over the industrial temperature range (-45 to +85 °C) and is available in the 48-pin TFQP and 32-pin LFQP. The Port I/Os are tolerant for input signals up to 5 V.

	MIPS (Peak)	Flash Memory	RAM	SPI	UART	Timers (16-bit)	Digital Port I/O's	ADC Resolution (bits)	ADC Max Speed (ksps)	ADC Inputs	Voltage Comparators	Package
C8051F206	25	8 k	1280	\checkmark	\checkmark	3	32	12	100	32	2	48TQFP
C8051F220	25	8 k	256	\checkmark	\checkmark	3	32	8	100	32	2	48TQFP
C8051F221	25	8 k	256	V	\checkmark	3	22	8	100	22	2	32LQFP
C8051F226	25	8 k	1280	V	\checkmark	3	32	8	100	32	2	48TQFP
C8051F230	25	8 k	256	V	\checkmark	3	32	_		_	2	48TQFP
C8051F231	25	8 k	256	\checkmark	\checkmark	3	22	—		_	2	32LQFP
C8051F236	25	8 k	1280	\checkmark	\checkmark	3	32			_	2	48TQFP

Table 1.1. Product Selection Guide





Figure 1.8. Degub Environment Diagram

1.4. Digital/Analog Configurable I/O

The standard 8051 Ports (0, 1, 2, and 3) are available on the device. The ports behave like standard 8051 ports with a few enhancements.

Each port pin can be configured as either a push-pull or open-drain output. Any input that is configured as an analog input will have its corresponding weak pull-up turned off.

Digital resources (timers, SPI, UART, system clock, and comparators) are routed to corresponding I/O pins by configuring the port multiplexer. Port multiplexers are programmed by setting bits in SFR's (please see Section 14). Any of the 32 external port pins may be configured as either analog inputs or digital I/O (See Figure 1.9), so effectively, all port pins are dual function.



	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	-	-	AMXEN	PRTSL1	PRTSL0	PINSL2	PINSL1	PINSL0	00000000
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
									0xBB
					_				
Bit	s 7–6:	UNUSED.	Read = $00b$; Write = do	n't care				
Bit	5:	AMXEN ena	able						
		0: AMXEN	disabled and	d port pins a	are unavaila	ble for anal	og use.		
		1: AMXEN	enabled to u	ise/select p	ort pins for a	analog use.			
Bit	s 4–3:	PRTSL1-0:	Port Selec	t Bits .					
		00: Port0 se	elect to conf	igure pin for	r analog inp	ut from this	port.		
		01: Port1 se	elect to conf	igure pin for	r analog inp	ut from this	port.		
		10: Port2 se	elect to conf	igure pin for	r analog inp	ut from this	port.		
		11: Port3 se	elect to confi	igure pin for	analog inpu	ut from this	port.		
Bit	s 2–0:F	PINSL2-0: F	Pin Select B	its					
		000: Pin 0 c	of selected p	ort (above)	to be used	for analog i	nput.		
		001: Pin 1 c	of selected p	ort (above)	to be used	for analog i	nput.		
		010: Pin 2 c	of selected p	ort (above)	to be used	for analog i	nput.		
		011: Pin 3 c	of selected p	ort (above)	to be used	for analog i	nput.		
		100: Pin 4 c	of selected p	ort (above)	to be used	for analog i	nput.		
		101: Pin 5 c	of selected p	ort (above)	to be used	for analog i	nput.		
		110: Pin 6 c	of selected p	ort (above)	to be used	for analog i	nput.		
		111: Pin 7 o	of selected p	ort (above)	to be used f	or analog ir	nput.		

SFR Definition 5.1. AMX0SL: AMUX Channel Select

* Selecting a port for analog input does NOT default all pins of that port as analog input. After selecting a port for analog input, a pin must be selected using pin select bits (PINSL2–0). For example, after setting the AMXEN to '1', setting PRTSL1–0 to "11", and setting PINSL2–0 to "100" P3.4 is configured as analog input. All other Port 3 pins remain as GPIO pins. Also note that in order to use a port pin as analog input, its input mode should be set to *analog*. Please see section 14.2.



Table 5.1. 8-Bit ADC Electrical Characteristics

VDD = 3.0 V, VREF = 2.40 V, PGA Gain = 1, -40 to +85 ×C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
DC Accuracy		•			
Resolution			8	_	bits
Integral Nonlinearity			—	±1/2	LSB
Differential Nonlinearity	Guaranteed Monotonic		—	±1/2	LSB
Offset Error		±2	—	±1/2	LSB
Gain Error		±2	—	±1/2	LSB
Offset Temperature Coefficient			±0.25	_	ppm/°C
Dynamic Performance (10 kHz sine-	wave input, 0 to -1 dB of full	scale, 10	0 ksps)		
Signal-to-Noise Plus Distortion		49.5	—	—	dB
Total Harmonic Distortion	Up to the 5 th harmonic	-60	-65	_	dB
Spurious-Free Dynamic Range			-65	_	dB
Conversion Rate	·				
Conversion Time in SAR Clocks		16	—	_	clocks
SAR Clock Frequency			—	2.5	MHz
Track/Hold Acquisition Time		1.5	—		μs
Throughput Rate		—	—	100	ksps
Analog Inputs					
Input Voltage Range		0	—	V_{DD}	V
Input Capacitance			10	_	pF
Power Specifications					
Power Supply Current	Operating Mode, 100 ksps		0.45	1.0	mA
Power Supply Current in Shutdown			0.1	1	μA
Power Supply Rejection			±0.3		mV/V



6. ADC (12-Bit, C8051F206 Only)

Description

The ADC subsystem for the C8051F206 consists of configurable analog multiplexer (AMUX), a programmable gain amplifier (PGA), and a 100ksps, 12-bit successive-approximation-register ADC with integrated track-and-hold and programmable window detector (see Figure 6.1). The AMUX, PGA, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Register's shown in Figure 6.1. The ADC subsystem (ADC, track-and-hold and PGA) is enabled only when the ADCEN bit in the ADC Control register (ADC0CN, Figure 6.5) is set to 1. The ADC subsystem is in low power shutdown when this bit is 0.



Figure 6.1. 12-Bit ADC Functional Block Diagram

6.1. Analog Multiplexer and PGA

Any external port pin (ports 0-3) may be selected via software. The AMX0SL SFR is used to select the desired analog input pin. (See SFR Definition 5.1). When the AMUX is enabled, the user selects which port is to be used (bits PRTSL0–1), and then the pin in the selected port (bits PINSL0–2) to be the analog input.

The PGA amplifies the AMUX output signal by an amount determined by the states of the AMPGN2–0 bits in the ADC Configuration register, ADC0CF (SFR Definition 5.2). The PGA can be software-programmed for gains of 0.5, 1, 2, 4, 8 or 16. It defaults to a gain of 1 on reset.



6.2. ADC Modes of Operation

The ADC has a maximum conversion speed of 100 ksps. The ADC conversion clock is derived from the system clock. The ADC conversion clock is derived from a divided version of SYSCLK. Divide ratios of 1, 2, 4, 8, or 16 are supported by setting the ADCSC bits in the ADC0CF Register. This is useful to adjust conversion speed to accommodate different system clock speeds.

A conversion can be initiated in one of two ways, depending on the programmed states of the ADC Start of Conversion Mode bits (ADSTM1, ADSTM0) in ADC0CN. Conversions may be initiated by:

- 1. Writing a 1 to the ADBUSY bit of ADC0CN;
- 2. A Timer 2 overflow (i.e. timed continuous conversions).

Writing a 1 to ADBUSY provides software control of the ADC whereby conversions are performed "ondemand". During conversion, the ADBUSY bit is set to 1 and restored to 0 when conversion is complete. The falling edge of ADBUSY triggers an interrupt (when enabled) and sets the ADCINT interrupt flag in the ADC0CN register. Note: When conversions are performed "on-demand", the ADCINT flag, not ADBUSY, should be polled to determine when the conversion has completed. Converted data is available in the ADC data word register, ADC0H.

The ADCTM bit in register ADC0CN controls the ADC track-and-hold mode. In its default state, the ADC input is continuously tracked, except when a conversion is in progress. Setting ADCTM to 1 allows one of two different low power track-and-hold modes to be specified by states of the ADSTM1-0 bits (also in ADC0CN):

- 1. Tracking begins with a write of 1 to ADBUSY and lasts for 3 SAR clocks;
- 2. Tracking starts with an overflow of Timer 2 and lasts for 3 SAR clocks.

Tracking can be disabled (shutdown) when the entire chip is in low power standby or sleep modes.





Figure 6.2. 12-Bit ADC Track and Conversion Example Timing



R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
CP1EN	CP1OUT	CP1RIF	CP1FIF	CP1HYP1	CP1HYP0	CP1HYN1	CP1HYN0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
								0x9F			
Bit7:	CP1EN: Co	mparator 1	Enable Bit								
	0: Comparator 1 Disabled.										
BHA	1: Compara	1: Comparator 1 Enabled.									
Bit6:	CP1001: C	CP1OUT: Comparator 1 Output State Flag									
	0: Voltage	on CP1+ <	CP1-								
D	1: Voltage	on CP1+ >	CP1-		-						
Bit5:	CP1RIF: Co	omparator 1	Rising-Ed	ge Interrupt	Flag						
	0: No Com	parator 1 R	ising-Eage	Interrupt na	s occurred s	since this fia	ig was clea	ared			
D'14	1: Compara	ator 1 Risin	g-Edge Inte	errupt has o	ccurred sinc	e this flag w	/as cleared				
BIT4:		omparator 1	Falling-Edg	ge interrupt	Flag			I			
	0: No Com	parator 1 Fa	alling-Edge	Interrupt na	as occurred	SINCE THIS THE	ag was clea	areo			
D:+2 2.		ator i Fallin	g-Eage inte	errupt has o	ccurred sind	ce this hag v	vas ciearec	1			
DII3-2.		0. Compara	Dischlad	ve Hysteres		bits					
	00. POSILIVE		= 2 m/								
	10: Positive		s = 2 mV								
	11. Positive	e Hysteresis Hysteresis	s = 4 110 s = 10 mV								
Bit1_0.		- O Compara	ator 1 Nega	tivo Hystore	sis Control	Rite					
Dit = 0.		-0. Compare	is Disabled	live Hystere		Dita					
	01: Negativ	ve Hysteres	is – 2 mV								
	10: Negativ	ve Hysteres	is = 4 mV								
	11: Negativ	/e Hysteres	is = 10 mV								
	Hogun		io - io iiiv								

SFR Definition 8.2. CPT1CN: Comparator 1 Control



Table 9.3. Special Function Registers (Continued)

SFR's are listed in alphabetical order.

Address	Register	Description	Page No.
0xA4	PRT0CF	Port 0 Configuration	105
0xA5	PRT1CF	Port 1 Configuration	106
0xA6	PRT2CF	Port 2 Configuration	107
0xA7	PRT3CF	Port 3 Configuration	108
0xE1	PRT0MX	Port 0 Multiplexer I/O Configuration	103
0xE2	PRT1MX	Port 1 Multiplexer I/O Configuration	104
0xE3	PRT2MX	Port 2 Multiplexer I/O Configuration	104
0x8F	PSCTL	Program Store RW Control	88
0xD0	PSW	Program Status Word	72
0xCB	RCAP2H	Counter/Timer 2 Capture (High Byte)	138
0xCA	RCAP2L	Counter/Timer 2 Capture (Low Byte)	138
0xD1	REF0CN	Voltage Reference Control Register	50
0xEF	RSTSRC	Reset Source Register	95
0x99	SBUF	Serial Data Buffer (UART)	123
0x98	SCON	Serial Port Control (UART)	124
0x81	SP	Stack Pointer	71
0x9A	SPI0CFG	Serial Peripheral Interface Configuration	114
0x9D	SPIOCKR	SPI Clock Rate	116
0xF8	SPIOCN	SPI Bus Control	115
0x9B	SPIODAT	SPI Port 1Data	116
0xAD	SWCINT	Software Controlled Interrupt Register	75
0xC8	T2CON	Counter/Timer 2 Control	137
0x88	TCON	Counter/Timer Control	129
0x8C	TH0	Counter/Timer 0 Data Word (High Byte)	132
0x8D	TH1	Counter/Timer 1 Data Word (High Byte)	132
0xCD	TH2	Counter/Timer 2 Data Word (High Byte)	138
0x8A	TL0	Counter/Timer 0 Data Word (Low Byte)	132
0x8B	TL1	Counter/Timer 1 Data Word (Low Byte)	132
0xCC	TL2	Counter/Timer 2 Data Word (Low Byte)	138
0x89	TMOD	Counter/Timer Mode	130
0xFF	WDTCN	Watchdog Timer Control	94
0x84–86, 0x91–97, 0x9C, 0xA1–A3, 0xA9– AC, 0xAE, 0xB3–B5, 0xB9–BA, 0xBD– BE,0xC0–C4, 0xC6,0xCE–CF,0xD2– DF,0xE9–EE,0xF5,0xF9–FE		Reserved	

Notes:

- 1. C8051F230/1/6 Do not have these registers.
- 2. C8051F221/231 Does not have this register (32 pin package).
- 3. On the C8051F206 and C8051F226/236 only.
- **4.** On the C8051F206 only (12-bit ADC)



SFR Definition 9.5. ACC: Accumulator

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
ACC.7	ACC.0	ACC.0	ACC.4	ACC.3	ACC.Z	ACC.I	ACC.U	
Bit/	BIIO	BIto	BIt4	BIt3	BItZ	BITI	Bitu	SFR Address:
							(bit addressable) 0xE0
Bits 7–0:	ACC: Accu This registe	mulator er is the ac	cumulator f	or arithmeti	c operation	IS.		

SFR Definition 9.6. B: B Register





R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
SCI3	SCI2	SCI1	SCI0	-	-	-	-	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
								0xAD	
Bit7:	SCI3: Softw If enabled, v SCI3 interru software.	vare Control writing a log upt service r	lled Interrup jic 1 to this i outine. Thi	t 3 Bit. Interrupt coi s bit is not c	ntrol bit will o cleared in ha	cause the Cl ardware. It r	PU to vec nust be c	tor to the leared by	
Bit6:	SCI2: Software Controlled Interrupt 2 Bit. If enabled, writing a logic 1 to this interrupt control bit will cause the CPU to vector to the SCI2 interrupt service routine. This bit is not cleared in hardware. It must be cleared by software.								
Bit5:	SCI1: Softw If enabled, s SCI1 interru software.	vare Control writing a log upt service i	lled Interrup jic 1 to this i outine. Thi	t 1 Bit. Interrupt cou s bit is not c	ntrol bit will o cleared in ha	cause the Cl ardware. It r	PU to vec nust be c	tor to the leared by	
Bit4:	SCI0: Softw If enabled, SCI0 interru software.	vare Control writing a log upt service i	lled Interrup gic 1 to this i outine. Thi	t 0 Bit. Interrupt coi s bit is not c	ntrol bit will o cleared in ha	cause the Cl ardware. It r	PU to vec nust be c	tor to the leared by	
Bits3–0:	UNUSED.	Read = 000	00b, Write =	don't care.					

SFR	Definition 9.7	SWCINT:	Software	Controlled	Interrupt	Register
-----	-----------------------	---------	----------	------------	-----------	----------

Interrupt Source	Interrupt Vector	Priority Order	Interrupt-Pending Flag	Enable
Reset	0x0000	Тор	None	Always enabled
External Interrupt 0 (/INT0)	0x0003	0	IE0 (TCON.1)	EX0 (IE.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	ET0 (IE.1)
External Interrupt 1 (/INT1)	0x0013	2	IE1 (TCON.3)	EX1 (IE.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	ET1 (IE.3)
Serial Port (UART)	0x0023	4	RI (SCON.0) TI (SCON.1)	ES (IE.4)
Timer 2 Overflow (or EXF2)	0x002B	5	TF2 (T2CON.7)	ET2 (IE.5)
Serial Peripheral Interface	0x0033	6	SPIF (SPI0STA.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4)	ESPI0 (EIE1.0)
ADC0 Window Comparison	0x0043	8	ADWINT (ADC0CN.2)	EWADC0 (EIE1.2)
Comparator 0 Falling Edge	0x0053	10	CP0FIF (CPT0CN.4)	ECP0F (EIE1.4)
Comparator 0 Rising Edge	0x005B	11	CP0RIF (CPT0CN.5)	ECP0R (EIE1.5)
Comparator 1 Falling Edge	0x0063	12	CP1FIF (CPT1CN.4)	ECP1F (EIE1.6)
Comparator 1 Rising Edge	0x006B	13	CP1RIF (CPT1CN.5)	ECP1R (EIE1.7)

Table 9.4. Interrupt Summary



9.5. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the external peripherals and internal clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the system clock is stopped. Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. SFR Definition 9.14 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and put into low power mode. Turning off the active oscillator saves even more power, but requires a reset to restart the MCU.

9.5.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt or $\overrightarrow{\mathsf{RST}}$ is asserted. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU will resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

Note: If the instruction following the write of the IDLE bit is a single-byte instruction and an interrupt occurs during the execution phase of the instruction that sets the IDLE bit, the CPU may not wake from Idle mode when a future interrupt occurs. Any instructions that set the IDLE bit should be followed by an instruction that has 2 or more op-code bytes, for example:

// in 'C': PCON = 0x01; PCON = PCON;	// set IDLE bit // followed by a 3-cycle dummy instruction
; in assembly: ORL PCON, #01h MOV PCON, PCON	; set IDLE bit ; followed by a 3-cycle dummy instruction

If enabled, the WDT will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section 12.7 Watchdog Timer for more information on the use and configuration of the WDT.

9.5.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes. In Stop mode, the CPU and oscillators are stopped, effectively shutting



15. Serial Peripheral Interface Bus

The Serial Peripheral Interface (SPI) provides access to a four-wire, full-duplex, serial bus. SPI supports the connection of multiple slave devices to a master device on the same bus. A separate slave-select signal (NSS) is used to select a slave device and enable a data transfer between the master and the selected slave. Multiple masters on the same bus are also supported. Collision detection is provided when two or more masters attempt a data transfer at the same time. The SPI can operate as either a master or a slave. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency.

When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS, and the serial input data synchronously with the system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less that 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of ¼ the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the system clock.







16.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate

Mode 2 provides asynchronous, full-duplex communication using a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit (see timing diagram in Figure 16.6). On transmit, the ninth data bit is determined by the value in TB8 (SCON.3). It can be assigned the value of the parity flag P in the PSW or used in multiprocessor communications. On receive, the ninth data bit goes into RB8 (SCON.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF register. The TI Transmit Interrupt Flag (SCON.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN Receive Enable bit (SCON.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF receive register if the following conditions are met: RI must be logic 0, and if SM2 is logic 1, the 9th bit must be logic 1.

If these conditions are met, the eight bits of data is stored in SBUF, the ninth bit is stored in RB8 and the RI flag is set. If these conditions are not met, SBUF and RB8 will not be loaded and the RI flag will not be set. An interrupt will occur if enabled when either TI or RI are set.

The baud rate in Mode 2 is a direct function of the system clock frequency as follows:

Mode 2 Baud Rate = 2SMOD x (SYSCLK / 64).

The SMOD bit (PCON.7) selects whether to divide SYSCLK by 32 or 64. In the formula, 2 is raised to the power SMOD, resulting in a baud rate of either 1/32 or 1/64 of the system clock frequency. On reset, the SMOD bit is logic 0, thus selecting the lower speed baud rate by default.



Figure 16.6. UART Modes 2 and 3 Timing Diagram

16.1.4. Mode 3: 9-Bit UART, Variable Baud Rate

Mode 3 is the same as Mode 2 in all respects except the baud rate is variable. The baud rate is determined in the same manner as for Mode 1. Mode 3 operation transmits 11 bits: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. Timer 1 or Timer 2 overflows generate the baud rate just as with Mode 1. In summary, Mode 3 transmits using the same protocol as Mode 2 but with Mode 1 baud rate generation.



SFR Deminition 17.2. IMOD. Inner Mod	SFR	Definition	17.2.	TMOD:	Timer	Mode
--------------------------------------	-----	------------	-------	-------	-------	------

R/W	R/\	N	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
GATE	1 C/	Г1 Т	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0	00000000
Bit7	Bit	6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
									0x89
Bit7:	GATE	1: Timer	1 Gate (Control.					
	0: Tim	er 1 enat	oled whe	en TR1 = 1	irrespective	e of /INT1 log	gic level.		
	1: Timer 1 enabled only when TR1 = 1 AND /INT1 = logic level one.								
Bit6:	C/T1: Counter/Timer 1 Select.								
	0: Im	ner Funct	ion: lim	er 1 increm	iented by cl	ock defined	by 11M bit	(CKCON.4	4).
	1: CO P0 5/T	unter ⊢ur ⁻1	nction: I	imer 1 incre	emented by	high-to-low	transitions	on externa	al input pin
Bits5–4	: T1M1-	-T1M0: T	imer 1 I	Mode Selec	:t.				
	These	bits sele	ct the T	imer 1 oper	ation mode				
	T1M1	T1M1 T1M0 Mode							
	0	0	Mode (): 13-bit cou	unter/timer				
	0	1	Mode '	Node 1: 16-bit counter/timer					
	1	0	Mode 2	Node 2: 8-bit counter/timer with auto-reload			ad		
	1	1	Mode 3	3: Timer 1 I	nactive/stop	ped			
D:40.	OATE	0. Tim	0.0-1-	Sec. 4					
BI(3)	GATE 0. Tim	or 0 opak	U Gate C	$_{\rm D}$ TPO = 1	irrespective		nic lovel		
	U: TIMER U ENABLED WHEN TRU = 1 IRRESPECTIVE OF /INTU LOGIC LEVEL. 1: Timer 0 enabled only when TR0 = 1 AND /INTO = logic level one								
		or o ona			/ / / / / / / /	intro – logio			
Bit2: C/T0: Counter/Timer Select.									
	0: Tin	ner Funct	ion: Tim	er 0 increm	ented by cl	ock defined	by T0M bit	(CKCON.:	3).
	1: Co	unter Fur	nction: T	imer 0 incre	emented by	high-to-low	transitions	on externa	al input pin
	P0.4/1	0. TOMO: T							
Bits1-C	Those	-101VIU: 1 bite colo	Imer U I	viode Selec	I. Intion mode				
	mese			iner o oper	alion mode	•			
	T0M1	TOMO			Mode				
	0	0	Mode (D: 13-bit cou	unter/timer				
	0	1	Mode '	1: 16-bit cou	unter/timer				
	1	0	Mode 2	2: 8-bit cour	nter/timer w	ith auto-relo	ad		
	1	1	Mode 3	3: Two 8-bit	counter/tim	ners			



						•		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x8A
Bits 7–0: TL0: Timer 0 Low Byte. The TL0 register is the low byte of the 16-bit Timer 0.								

SFR Definition 17.4. TL0: Timer 0 Low Byte

SFR Definition 17.5. TL1: Timer 1 Low Byte



SFR Definition 17.6. TH0: Timer 0 High Byte



SFR Definition 17.7. TH1: Timer 1 High Byte





17.2.2. Mode 1: 16-bit Counter/Timer with Auto-Reload

The Counter/Timer with Auto-Reload mode sets the TF2 timer overflow flag when the counter/timer register overflows from 0xFFFF to 0x0000. An interrupt is generated if enabled. On overflow, the 16-bit value held in the two capture registers (RCAP2H, RCAP2L) is automatically loaded into the counter/timer register and the timer is restarted.

Counter/Timer with Auto-Reload mode is selected by clearing the CP/RL2 bit. Setting TR2 to logic 1 enables and starts the timer. Timer 2 can use either the system clock or transitions on an external input pin as its clock source, as specified by the C/T2 bit. If EXEN2 is set to logic 1, a high-to-low transition on T2EX will also cause Timer 2 to be reloaded. If EXEN2 is cleared, transitions on T2EX will be ignored.



Figure 17.5. T2 Mode 1 Block Diagram



18.1. Flash Programming Commands

The Flash memory can be programmed directly over the JTAG interface using the Flash Control, Flash Data, Flash Address, and Flash Scale registers. These Indirect Data Registers are accessed via the JTAG Instruction Register. Read and write operations on indirect data registers are performed by first setting the appropriate DR address in the IR register. Each read or write is then initiated by writing the appropriate Indirect Operation Code (IndOpCode) to the selected data register. Incoming commands to this register have the following format:

19:18	17:0
IndOpCode	WriteData

IndOpCode: These bit set the operation to perform according to the following table:

IndOpCode	Operation
0x	Poll
10	Read
11	Write

The Poll operation is used to check the Busy bit as described below. Although a Capture-DR is performed, no Update-DR is allowed for the Poll operation. Since updates are disabled, polling can be accomplished by shifting in/out a single bit.

The Read operation initiates a read from the register addressed by the DRAddress. Reads can be initiated by shifting only 2 bits into the indirect register. After the read operation is initiated, polling of the Busy bit must be performed to determine when the operation is complete.

The write operation initiates a write of WriteData to the register addressed by DRAddress. Registers of any width up to 18 bits can be written. If the register to be written contains fewer than 18 bits, the data in WriteData should be left-justified, i.e. its MSB should occupy bit 17 above. This allows shorter registers to be written in fewer JTAG clock cycles. For example, an 8-bit register could be written by shifting only 10 bits. After a Write is initiated, the Busy bit should be polled to determine when the next operation can be initiated. The contents of the Instruction Register should not be altered while either a read or write operation is in progress.

Outgoing data from the indirect Data Register has the following format:

19	18:5	0
0	ReadData	Busy

The Busy bit indicates that the current operation is not complete. It goes high when an operation is initiated and returns low when complete. Read and Write commands are ignored while Busy is high. In fact, if polling for Busy to be low will be followed by another read or write operation, JTAG writes of the next operation can be made while checking for Busy to be low. They will be ignored until Busy is read low, at which time the new operation will initiate. This bit is placed at bit 0 to allow polling by single-bit shifts. When waiting for a Read to complete and Busy is 0, the following 18 bits can be shifted out to obtain the resulting data. ReadData is always right-justified. This allows registers shorter than 18 bits to be read using a reduced number of shifts. For example, the result from a byte-read requires 9 bit shifts (Busy + 8 bits).







Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific to result in significant personal injury or death. Silicon Laboratories products are generally not intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com