# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Not For New Designs  |
|----------------------------|--|
| Core Processor             | 8051   |
| Core Size                  | 8-Bit  |
| Speed                      | 25MHz  |
| Connectivity               | SPI, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, POR, WDT                               |
| Number of I/O              | 32   |
| Program Memory Size        | 8KB (8K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 1.25К х 8  |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V  |
| Data Converters            | -  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 48-TQFP  |
| Supplier Device Package    | 48-TQFP (7x7)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/silicon-labs/c8051f236-gq |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### List of Figures and Tables

| 1. | System Overview   |    |
|----|---|----|
|    | Table 1.1. Product Selection Guide  | 11 |
|    | Figure 1.1. C8051F206, C8051F220 and C8051F226 Block Diagram (48 TQFP)    | 12 |
|    | Figure 1.2. C8051F221 Block Diagram (32 LQFP)                             | 13 |
|    | Figure 1.3. C8051F230 and C8051F236 Block Diagram (48 TQFP)               | 14 |
|    | Figure 1.4. C8051F231 Block Diagram (32 LQFP)                             | 15 |
|    | Figure 1.5. Comparison of Peak MCU Throughputs                            | 16 |
|    | Figure 1.6. Comparison of Peak MCU Throughputs                            | 17 |
|    | Figure 1.7. On-Board Memory Map   | 18 |
|    | Figure 1.8. Degub Environment Diagram                                     | 19 |
|    | Figure 1.9. Port I/O Functional Block Diagram                             | 20 |
|    | Figure 1.10. ADC Diagram  | 21 |
|    | Figure 1.11. Comparator Diagram   | 22 |
| 2. | Absolute Maximum Ratings  |    |
|    | Table 2.1. Absolute Maximum Ratings*                                      | 23 |
| 3. | Global DC Electrical Characteristics                                      |    |
|    | Table 3.1. Global DC Electrical Characteristics                           | 24 |
| 4. | Pinout and Package Definitions  |    |
|    | Table 4.1. Pin Definitions  | 25 |
|    | Figure 4.1. TQFP-48 Pin Diagram   | 28 |
|    | Figure 4.2. LQFP-32 Pin Diagram   | 29 |
|    | Figure 4.3. TQFP-48 Package Drawing                                       | 30 |
|    | Figure 4.4. LQFP-32 Package Drawing                                       | 31 |
| 5. | ADC (8-Bit, C8051F220/1/6 Only)   |    |
|    | Figure 5.1. 8-Bit ADC Functional Block Diagram                            | 32 |
|    | Figure 5.2. 12-Bit ADC Track and Conversion Example Timing                | 33 |
|    | Figure 5.3. 8-Bit ADC Window Interrupt Examples                           | 38 |
|    | Table 5.1.    8-Bit ADC Electrical Characteristics                        | 39 |
| 6. | ADC (12-Bit, C8051F206 Only)  |    |
|    | Figure 6.1. 12-Bit ADC Functional Block Diagram                           | 40 |
|    | Figure 6.2. 12-Bit ADC Track and Conversion Example Timing                | 41 |
|    | Figure 6.3. 12-Bit ADC Window Interrupt Examples, Right Justified Data    | 47 |
|    | Figure 6.4. 12-Bit ADC Window Interrupt Examples, Left Justified Data     | 48 |
|    | Table 6.1.         12-Bit ADC Electrical Characteristics (C8015F206 only) | 49 |
| 7. | Voltage Reference (C8051F206/220/221/226)                                 |    |
|    | Figure 7.1. Voltage Reference Functional Block Diagram                    | 50 |
| _  | Table 7.1. Reference Electrical Characteristics                           | 51 |
| 8. | Comparators   |    |
|    | Figure 8.1. Comparator Functional Block Diagram                           | 53 |
|    | Figure 8.2. Comparator Hysteresis Plot                                    | 54 |
| -  | I able 8.1. Comparator Electrical Characteristics                         | 57 |
| 9. | CIP-51 Microcontroller  |    |
|    | Figure 9.1. CIP-51 Block Diagram  | 58 |





Figure 1.1. C8051F206, C8051F220 and C8051F226 Block Diagram (48 TQFP)



With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. Figure 1.5 shows a comparison of peak throughputs of various 8-bit microcontroller cores with their maximum system clocks.



Figure 1.5. Comparison of Peak MCU Throughputs

### 1.1.3. Additional Features

The C8051F206, C8051F220/1/6 and C8051F230/1/6 have several key enhancements both inside and outside the CIP-51 core to improve overall performance and ease of use in end applications.

The extended interrupt handler provides 22 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing the numerous analog and digital peripherals to interrupt the controller. (An interrupt driven system requires less intervention by the MCU, giving it more effective throughput.) The extra interrupt sources are very useful when building multi-tasking, real-time systems.

There are up to six reset sources for the MCU: an on-board  $V_{DD}$  monitor, a Watchdog Timer, a missing clock detector, a voltage level detection from Comparator 0, a forced software reset, and an external reset pin. The RST pin is bi-directional, accommodating an external reset, or allowing the internally generated reset to be output on the RST pin. The on-board  $V_{DD}$  monitor is enabled by pulling the MONEN pin high (digital 1). The user may disable each reset source except for the  $V_{DD}$  monitor and Reset Input Pin from software. The watchdog timer may be permanently enabled in software after a power-on reset during MCU initialization.

The MCU has an internal, stand-alone clock generator that is used by default as the system clock after reset. If desired, the clock source may be switched "on the fly" to the external oscillator, which can use a crystal, ceramic resonator, capacitor, RC, or external clock source to generate the system clock. This can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external crystal source, while periodically switching to the fast (up to 16MHz) internal oscillator as needed.





Figure 1.6. Comparison of Peak MCU Throughputs

### 1.2. On-Board Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. An optional 1024 bytes of XRAM is available on the 'F206, 'F226 and 'F236. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128-byte SFR address space. The lower 128 bytes of RAM are accessible via direct or indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

The MCU's program memory consists of 8 k + 128 bytes of Flash. This memory may be reprogrammed insystem in 512 byte sectors, and requires no special off-chip programming voltage. The 512 bytes from addresses 0x1E00 to 0x1FFF are reserved for factory use. There is also a user programmable 128-byte sector at address 0x2000 to 0x207F, which may be useful as a table for storing software constants, nonvolatile configuration information, or as additional program space. See Figure 1.7 for the MCU system memory map.



### SFR Definition 6.4. ADC0H: ADC Data Word MSB (C8051F206)

| R/W      | R/W  | R/W   | R/W                           | R/W                           | R/W                       | R/W                 | R/W       | Reset Value     |
|----------|--|---|-------------------------------|-------------------------------|---------------------------|---------------------|-----------|-----------------|
|          |  |   |                               |                               |                           |                     |           | 0000000         |
| Bit7     | Bit6   | Bit5  | Bit4                          | Bit3                          | Bit2                      | Bit1                | Bit0      | SFR Address:    |
|          |  |   |                               |                               |                           |                     |           | 0xBF            |
| Bits7–0: | ADC Data V<br>For ADLJS<br>For ADLJS<br>12-bit ADC | Vord Bits<br>Γ = 1: Uppe<br>Γ = 0: Bits7-<br>Data Word. | r 8-bits of t<br>-4 are the s | he 12-bit AE<br>sign extensio | OC Data Wo<br>on of Bit3. | rd.<br>3its 3–0 are | the upper | r 4-bits of the |

### SFR Definition 6.5. ADC0L: ADC Data Word LSB (C8051F206)

| R/W   | R/W  | R/W                    | R/W                        | R/W                      | R/W                    | R/W        | R/W    | Reset Value |  |  |  |  |
|---|--|------------------------|----------------------------|--------------------------|------------------------|------------|--------|-------------|--|--|--|--|
|   |  |                        |                            |                          |                        |            |        | 00000000    |  |  |  |  |
| Bit7  | Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR 0  |                        |                            |                          |                        |            |        |             |  |  |  |  |
| <ul> <li>Bits7–0: ADC Data Word Bits<br/>For ADLJST = 1: Bits7–4 are the lower 4-bits of the 12-bit ADC Data Word. Bits3–0 will always read 0.<br/>For ADLJST = 0: Bits7–0 are the lower 8-bits of the 12-bit ADC Data Word.</li> </ul> |  |                        |                            |                          |                        |            |        |             |  |  |  |  |
| NC<br>AD<br>(AI   | NOTE: Resulting 12-bit ADC Data Word appears in the ADC Data Word Registers as follows:<br>ADC0H[3:0]:ADC0L[7:0], if ADLJST = 0<br>(ADC0H[7:4] will be sign extension of ADC0H.3 if a differential reading, otherwise = 0000b) |                        |                            |                          |                        |            |        |             |  |  |  |  |
| AD<br>(AI   | 0C0H[7:0]:AD0<br>DC0L[3:0] = 0   | C0L[7:4], if<br>000b)  | ADLJST = <sup>-</sup>      | 1                        |                        |            |        |             |  |  |  |  |
| EX  | AMPLE: ADO   | C Data Wor<br>(AMX0CF= | rd Conversio<br>=0x00, AMX | on Map, AIN<br>0SL=0x00) | 10 Input in S          | ingle-Ende | d Mode |             |  |  |  |  |
| 4   | AIN0 – AGND  | (Volts)                | ADC0H:AD<br>(ADLJST =      | COL AD<br>: 0) (A        | C0H:ADC0<br>DLJST = 1) | L          |        |             |  |  |  |  |
|   | REF x (4095/   | /4096)                 | 0x0FFF                     |                          | 0xFFF0                 |            |        |             |  |  |  |  |
|   | REF x ½  | 2                      | 0x0800                     |                          | 0x8000                 |            |        |             |  |  |  |  |
|   | REF x (2047/   | /4096)                 | 0x07FF                     |                          | 0x7FF0                 |            |        |             |  |  |  |  |
|   | 0  |                        | 0x0000                     |                          | 0x0000                 |            |        |             |  |  |  |  |
|   |  |                        |                            |                          |                        | <b>-</b>   |        |             |  |  |  |  |



### SFR Definition 6.9. ADC0LTL: ADC Less-Than Data Low Byte (C8051F206)

| R/W                     | R/W   | R/W       | R/W      | R/W   | R/W  | R/W  | R/W  | Reset Value |  |  |  |  |  |
|-------------------------|---|-----------|----------|-------|------|------|------|-------------|--|--|--|--|--|
| D#7                     | Dito  | Dite      | Dit4     | Ditto | Dito | Ditd | D:+0 |             |  |  |  |  |  |
| Bit7                    | Bit6  | Bit5      | Bit4     | Bit3  | Bit2 | Bit1 | Bit0 | OxC4        |  |  |  |  |  |
| Bits7–0:<br>These bits  | Bits7–0:<br>These bits are the low byte of the ADC Less-Than Data Word. |           |          |       |      |      |      |             |  |  |  |  |  |
| Definition:<br>ADC Less | -Than Data  | Word = AD | COLTH:AD | COLTL |      |      |      |             |  |  |  |  |  |

| Input Voltage<br>(Analog Input - GNI                     | ADC Data   |  | Input Voltage<br>(Analog Input - GND)                                 | ADC Data<br>Word                        |  |  |
|--|--|--|---|---|--|--|
| REF x (4095/40   | 96) 0x0FFF                                       | ]  | REF x (4095/4096)   | 0x0FFF                                  | ])   |  |
|  |  | ADWINT<br>not affected                                     |   |   | ADWINT=1   |  |
|  | 0x0201   |  |   | 0x0201                                  |  |  |
| REF x (512/409   | 96) 0x0200                                       | ADC0LTH:ADC0LTL  | REF x (512/4096)  | 0x0200                                  | ADC0GTH:ADC0GTL                                      |  |
|  | 0x01FF   |  | ***************************************                               | 0x01FF                                  | ADWINT   |  |
|  | 0x0101   |  |   | 0x0101                                  | not affected   |  |
| REF x (256/409   | 96) 0x0100                                       | ADC0GTH:ADC0GTL  | REF x (256/4096)  | 0x0100                                  | ADC0LTH:ADC0LTL                                      |  |
|  | 0x00FF   |  | ***************************************                               | 0x00FF                                  |  |  |
|  |  | ADWINT<br>not affected                                     |   |   | ADWINT=1   |  |
| 0  | 0x0000   |  | 0   | 0x0000                                  |  |  |
| Given:   |  |  | Given:  |   |  |  |
| AMX0SL = 0x0<br>ADC0LTH:ADC<br>ADC0GTH:ADC               | 0, AMX0CF =<br>0LTL<br>C0GTL = 0x010             | 0x00, ADLJST = 0,<br>= 0x0200,<br>)0.                      | $\begin{array}{llllllllllllllllllllllllllllllllllll$                  |   |  |  |
| An ADC End of<br>Window Comp<br>resulting ADC<br>0x0100. | of Conversion<br>are Interrupt (<br>Data Word is | will cause an ADC<br>(ADWINT=1) if the<br>s < 0x0200 and > | An ADC End of Co<br>Window Compare I<br>resulting ADC Data<br>0x0200. | nversion w<br>Interrupt (A<br>a Word is | ill cause an ADC<br>DWINT=1) if the<br>< 0x0100 or > |  |

Figure 6.3. 12-Bit ADC Window Interrupt Examples, Right Justified Data



### 7. Voltage Reference (C8051F206/220/221/226)

The voltage reference circuit selects between an externally connected reference and the power supply voltage ( $V_{DD}$ ). (See Figure 7.1).

An external reference can be connected to the VREF pin and selected by setting the REF0CN special function register per Figure 7.1. The external reference supply must be between  $V_{DD} - 0.3$  V and 1 V.  $V_{DD}$  may also be selected using REF0CN per SFR Definition 7.1. The electrical specifications for the Voltage Reference are given in Table 7.1.



Figure 7.1. Voltage Reference Functional Block Diagram

| R/W      | R/W                                       | R/W         | R/W          | R/W          | R/W  | R/W    | R/W    | Reset Value  |  |  |  |  |  |
|----------|---|-------------|--------------|--------------|------|--------|--------|--------------|--|--|--|--|--|
| -        | -   | -           | -            | -            | -    | REFSL1 | REFSL0 | 0000000      |  |  |  |  |  |
| Bit7     | Bit6                                      | Bit5        | Bit4         | Bit3         | Bit2 | Bit1   | Bit0   | SFR Address: |  |  |  |  |  |
|          |   |             |              |              |      |        |        | 0xD1         |  |  |  |  |  |
| Bits7–2: | UNUSED. Read = 00000b; Write = don't care |             |              |              |      |        |        |              |  |  |  |  |  |
| Bit1-0:  | REFSL1-F                                  | REFSL0: Vo  | ltage refere | nce selectio | on.  |        |        |              |  |  |  |  |  |
|          | Bits control                              | which refer | ence is sele | ected.       |      |        |        |              |  |  |  |  |  |
|          | 00: Externa                               | I VREF sou  | rce is selec | ted.         |      |        |        |              |  |  |  |  |  |
|          | U1: Reserved.                             |             |              |              |      |        |        |              |  |  |  |  |  |
|          | 11: V <sub>DD</sub> sel                   | ected as VF | REF source.  |              |      |        |        |              |  |  |  |  |  |



# Table 8.1. Comparator Electrical Characteristics $V_{DD}$ = 3.0 V, -40 to +85 ×C unless otherwise specified.

| Parameter   | Conditions                                | Min   | Тур   | Max                          | Units |
|---|---|-------|-------|------------------------------|-------|
| Response Time1*                                   | (CP+) – (CP–) = 100 mV                    |       | 4     | _                            | μs    |
| Response Time2*                                   | (CP+) – (CP–) = 10 mV                     |       | 12    | _                            | μs    |
| Common Mode Rejection<br>Ratio                    |   | _     | 1.5   | 4                            | mV/V  |
| Positive Hysteresis1                              | CPnHYP1-0 = 00                            |       | 0     | 1                            | mV    |
| Positive Hysteresis2                              | CPnHYP1-0 = 01                            | 2     | 4.5   | 7                            | mV    |
| Positive Hysteresis3                              | CPnHYP1-0 = 10                            | 4     | 9     | 15                           | mV    |
| Positive Hysteresis4                              | CPnHYP1-0 = 11                            | 10    | 17    | 25                           | mV    |
| Negative Hysteresis1                              | CPnHYN1-0 = 00                            | _     | 0     | 1                            | mV    |
| Negative Hysteresis2                              | CPnHYN1-0 = 01                            | 2     | 4.5   | 7                            | mV    |
| Negative Hysteresis3                              | CPnHYN1-0 = 10                            | 4     | 9     | 15                           | mV    |
| Negative Hysteresis4                              | CPnHYN1-0 = 11 10                         |       | 17    | 25                           | mV    |
| Inverting or Non-inverting<br>Input Voltage Range |   | -0.25 |       | (V <sub>DD</sub> )<br>+ 0.25 | V     |
| Input Capacitance                                 |   |       | 7     | —                            | pF    |
| Input Bias Current                                |   | -5    | 0.001 | +5                           | nA    |
| Input Offset Voltage                              |   | -10   | _     | +10                          | mV    |
| POWER SUPPLY                                      |   |       | •     | •                            |       |
| Power-up Time                                     | CPnEN from 0 to 1                         | _     | 20    |                              | μs    |
| Power Supply Rejection                            |   | —     | 0.1   | 1                            | mV/V  |
| Supply Current                                    | Operating Mode<br>(each comparator) at DC | _     | 1.5   | 4                            | μA    |
| *Note: CPnHYP1-0 = CPnHYN                         | 1-0 = 00.                                 | ł     |       |                              |       |





Figure 9.2. Memory Map

### 9.2.3. General Purpose Registers

The lower 32 bytes of data memory, locations 0x00 through 0x1F, may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in SFR Definition 9.4). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

### 9.2.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit 7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51<sup>™</sup> assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22h.3

moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the user Carry flag.



### Table 9.3. Special Function Registers

### SFR's are listed in alphabetical order.

| Address | Register             | Description                            | Page No. |
|---------|----------------------|--|----------|
| 0xE0    | ACC                  | Accumulator                            | 73       |
| 0xBC    | ADC0CF               | ADC Configuration                      | 35       |
| 0xE8    | ADC0CN               | ADC Control                            | 36       |
| 0xC5    | ADC0GTH <sup>1</sup> | ADC Greater-Than Data Word (High Byte) | 37       |
| 0xC4    | ADC0GTL <sup>4</sup> | ADC Greater-Than Data Word (Low Byte)  | 46       |
| 0xBF    | ADC0H <sup>1</sup>   | ADC Data Word (High Byte)              | 37       |
| 0xBE    | ADC0L <sup>4</sup>   | ADC Data Word (Low Byte)               | 45       |
| 0xC7    | ADC0LTH <sup>1</sup> | ADC Less-Than Data Word (High Byte)    | 46       |
| 0xCE    | ADC0LTL <sup>4</sup> | ADC Less-Than Data Word (Low Byte)     | 47       |
| 0xBB    | AMX0SL               | ADC MUX Channel Selection              | 34       |
| 0xF0    | В                    | B Register                             | 73       |
| 0x8E    | CKCON                | Clock Control                          | 131      |
| 0x9E    | CPT0CN               | Comparator 0 Control                   | 55       |
| 0x9F    | CPT1CN               | Comparator 1 Control                   | 56       |
| 0x83    | DPH                  | Data Pointer (High Byte)               | 71       |
| 0x82    | DPL                  | Data Pointer (Low Byte)                | 71       |
| 0xE6    | EIE1                 | Extended Interrupt Enable 1            | 79       |
| 0xE7    | EIE2                 | Extended Interrupt Enable 2            | 80       |
| 0xF6    | EIP1                 | External Interrupt Priority 1          | 81       |
| 0xF7    | EIP2                 | External Interrupt Priority 2          | 82       |
| 0xAF    | EMI0CN <sup>3</sup>  | External Memory Interface Control      | 90       |
| 0xB7    | FLACL                | Flash Memory Read Limit                | 89       |
| 0xB6    | FLSCL                | Flash Memory Timing Prescaler          | 89       |
| 0xA8    | IE                   | Interrupt Enable                       | 77       |
| 0xB8    | IP                   | Interrupt Priority Control             | 78       |
| 0xB2    | OSCICN               | Internal Oscillator Control            | 98       |
| 0xB1    | OSCXCN               | External Oscillator Control            | 99       |
| 0x80    | P0                   | Port 0 Latch                           | 105      |
| 0x90    | P1                   | Port 1 Latch                           | 106      |
| 0xA0    | P2                   | Port 2 Latch                           | 107      |
| 0xB0    | P3                   | Port 3 Latch                           | 108      |
| 0xF1    | P0MODE               | Port0 Digital/Analog Output Mode       | 106      |
| 0xF2    | P1MODE               | Port1 Digital/Analog Output Mode       | 107      |
| 0xF3    | P2MODE               | Port2 Digital/Analog Output Mode       | 108      |
| 0xF4    | P3MODE <sup>2</sup>  | Port3 Digital/Analog Output Mode       | 109      |
| 0x87    | PCON                 | Power Control                          | 84       |



| SFR | Definition | 9.4. | <b>PSW:</b> | Program | Status | Word |
|-----|------------|------|-------------|---------|--------|------|
|-----|------------|------|-------------|---------|--------|------|

| R/W      | R/\  | N                      | R/W                  | R/W                       | R/W           | R/W          | R/W          | R                           | Reset Value          |  |  |  |
|----------|--|------------------------|----------------------|---------------------------|---------------|--------------|--------------|-----------------------------|----------------------|--|--|--|
| CY       | A  | C                      | F0                   | RS1                       | RS0           | OV           | F1           | PARITY                      | 00000000             |  |  |  |
| Bit7     | Bit  | 6                      | Bit5                 | Bit4                      | Bit3          | Bit2         | Bit1         | Bit0<br>(bit<br>addressable | SFR Address:<br>0xD0 |  |  |  |
| Bit7:    | CY: Carry Flag.<br>This bit is set when the last arithmetic operation results in a carry (addition) or a borrow<br>(subtraction). It is cleared to 0 by all other arithmetic operations.   |                        |                      |                           |               |              |              |                             |                      |  |  |  |
| Bit6:    | AC: Auxiliary Carry Flag.<br>This bit is set when the last arithmetic operation results in a carry into (addition) or a borrow<br>from (subtraction) the high order nibble. It is cleared to 0 by all other arithmetic operations.   |                        |                      |                           |               |              |              |                             |                      |  |  |  |
| Bit5:    | F0: Us<br>This is  | er Flag 0<br>a bit-ado | Iressabl             | le, general- <sub>l</sub> | ourpose flag  | for use un   | der software | e control.                  |                      |  |  |  |
| Bits4–3: | RS1–F<br>These   | RS0: Reg<br>bits sele  | ister Ba<br>ct which | nk Select.<br>register ba | ink is used o | luring regis | ter accesse  | S.                          |                      |  |  |  |
| Γ        | RS1  | RS0                    | Regis                | ster Bank                 | Address       | ;            |              |                             |                      |  |  |  |
|          | 0  | 0                      |                      | 0                         | 0x00–0x0      | 7            |              |                             |                      |  |  |  |
|          | 0  | 1                      |                      | 1                         | 0x08–0x0      | F            |              |                             |                      |  |  |  |
|          | 1  | 0                      |                      | 2                         | 0x10–0x1      | 7            |              |                             |                      |  |  |  |
|          | 1  | 1                      |                      | 3                         | 0x18–0x1      | F            |              |                             |                      |  |  |  |
| Bit2:    | <ul> <li>Note: Any instruction which changes the RS1–RS0 bits must not be immediately followed by the "MOV Rn, A" instruction.</li> <li>Bit2: OV: Overflow Flag.<br/>This bit is set to 1 under the following circumstances:</li> <li>•An ADD, ADDC, or SUBB instruction causes a sign-change overflow.</li> <li>•A MUL instruction results in an overflow (result is greater than 255).</li> <li>•A DIV instruction causes a divide-by-zero condition.<br/>The OV bit is cleared to 0 by the ADD, ADDC, SUBB, MUL, and DIV instructions in all other cases</li> </ul> |                        |                      |                           |               |              |              |                             |                      |  |  |  |
| Bit1:    | F1: Us<br>This is  | er Flag 1<br>a bit-ado | Iressabl             | le, general j             | ourpose flag  | for use une  | der software | e control.                  |                      |  |  |  |
| Bit0:    | PARITY: Parity Flag.<br>This bit is set to 1 if the sum of the eight bits in the accumulator is odd and cleared if the sum is even.  |                        |                      |                           |               |              |              |                             |                      |  |  |  |



down all digital peripherals. Each analog peripheral must be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to sleep for longer than the MCD timeout of 100µsec.

| R/W      | R/W  | R/W  | R/W  | R/W  | R/W                               | R/W                            | R/W                         | Reset Value        |  |  |
|----------|--|--|--|--|-----------------------------------|--------------------------------|-----------------------------|--------------------|--|--|
| SMOD     | GF4  | GF3  | GF2  | GF1  | GF0                               | STOP                           | IDLE                        | 0000000            |  |  |
| Bit7     | Bit6   | Bit5   | Bit4   | Bit3   | Bit2                              | Bit1                           | Bit0                        | SFR Address:       |  |  |
|          |  |  |  |  |                                   |                                |                             | 0x87               |  |  |
| Bit7:    | SMOD: Serial Port Baud Rate Doubler Enable.<br>0: Serial Port baud rate is that defined by Serial Port Mode in SCON.<br>1: Serial Port baud rate is double that defined by Serial Port Mode in SCON.             |  |  |  |                                   |                                |                             |                    |  |  |
| Bits6-2: | GE4–GE0: General Purpose Flags 4–0   |  |  |  |                                   |                                |                             |                    |  |  |
| 2.000 2. | These are general purpose flags for use under software control.  |  |  |  |                                   |                                |                             |                    |  |  |
| Bit1:    | <ul><li>STOP: Stop Mode Select.</li><li>Setting this bit will place the CIP-51 in Stop mode. This bit will always be read as 0.</li><li>1: Goes into power down mode. (Turns off internal oscillator).</li></ul> |  |  |  |                                   |                                |                             |                    |  |  |
| Bit0:    | IDLE: Idle N<br>Setting this<br>1: Goes int<br>Ports, and <i>b</i>   | Node Selec<br>bit will plac<br>to idle mode<br>Analog Peri | t.<br>e the CIP-5<br>e. (Shuts of<br>pherals are | 1 in Idle mo<br>f clock to C<br>still active.) | ode. This bi<br>PU, but cloo<br>) | it will always<br>ck to Timers | s be read a<br>s, Interrupt | as 0.<br>s, Serial |  |  |

### SFR Definition 9.14. PCON: Power Control Register





Flash Read Lock Byte

Bits7–0: Each bit locks a corresponding block of memory. (Bit 7 is MSB.)

0: Read operations are locked (disabled) for corresponding block across the JTAG interface.

1: Read operations are unlocked (enabled) for corresponding block across the JTAG interface.

Flash Write/Erase Lock Byte

Bits7–0: Each bit locks a corresponding block of memory.

0: Write/Erase operations are locked (disabled) for corresponding block across the JTAG interface.

1: Write/Erase operations are unlocked (enabled) for corresponding block across the JTAG interface.

Flash Access Limit Register (FLACL)

The content of this register is used as the high byte of the 16-bit software read limit address. The 16-bit read limit address value is calculated as 0xNN00 where NN is replaced by content of this register on reset. Software running at or above this address is prohibited from using the MOVX and MOVC instructions to read, write, or erase, locations below this address. Any attempts to read locations below this limit will return the value 0x00.

### Figure 10.1. Flash Program Memory Security Bytes

The lock bits can always be read and cleared to logic 0 regardless of the security setting applied to the block containing the security bytes. This allows additional blocks to be protected after the block containing the security bytes has been locked. However, the only means of removing a lock once set is to erase the entire program memory space by performing a JTAG erase operation. NOTE: Erasing the Flash memory block containing the security bytes will automatically initiate erasure of the entire program memory space (except for the reserved area). This erasure can only be performed via the JTAG. If a non-security byte in the 0x1C00–0x1DFF page is written to in order to perform an erasure of that page, then that page including the security bytes will be erased.



The Flash Access Limit security feature protects proprietary program code and data from being read by software running on the CIP-51. This feature provides support for OEMs that wish to program the MCU with proprietary value-added firmware before distribution. The value-added firmware can be protected while allowing additional code to be programmed in remaining program memory space later.

The Software Read Limit (SRL) is a 16-bit address that establishes two logical partitions in the program memory space. The first is an upper partition consisting of all the program memory locations at or above the SRL address, and the second is a lower partition consisting of all the program memory locations starting at 0x0000 up to (but excluding) the SRL address. Software in the upper partition can execute code in the lower partition, but is prohibited from reading locations in the lower partition using the MOVC instruction. (Executing a MOVC instruction from the upper partition with a source address in the lower partition will always return a data value of 0x00.) Software running in the lower partition can access locations in both the upper and lower partition without restriction.

The Value-added firmware should be placed in the lower partition. On reset, control is passed to the valueadded firmware via the reset vector. Once the value-added firmware completes its initial execution, it branches to a predetermined location in the upper partition. If entry points are published, software running in the upper partition may execute program code in the lower partition, but it cannot read the contents of the lower partition. Parameters may be passed to the program code running in the lower partition either through the typical method of placing them on the stack or in registers before the call or by placing them in prescribed memory locations in the upper partition.

The SRL address is specified using the contents of the Flash Access Register. The 16-bit SRL address is calculated as 0xNN00, where NN is the contents of the SRL Security Register. Thus, the SRL can be located on 256-byte boundaries anywhere in program memory space. However, the 512-byte erase sector size essentially requires that a 512 boundary be used. The contents of a non-initialized SRL security byte is 0x00, thereby setting the SRL address to 0x0000 and allowing read access to all locations in program memory space by default.

| R/W      | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | Reset Value  |  |  |  |
|----------|--|------|------|------|------|------|------|--------------|--|--|--|
| -        | -  | -    | -    | -    | -    | PSEE | PSWE | 00000000     |  |  |  |
| Bit7     | Bit6   | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | SFR Address: |  |  |  |
|          |  |      |      |      |      |      |      | 0x8F         |  |  |  |
| Bits7–2: | UNUSED. Read = 000000b, Write = don't care.  |      |      |      |      |      |      |              |  |  |  |
| Bit1:    | PSEE: Program Store Erase Enable.  |      |      |      |      |      |      |              |  |  |  |
|          | Setting this bit allows an entire page of the Flash program memory to be erased (provided<br>the PSWE bit is set to '1'). After setting this bit, a write to Flash memory using the MOVX<br>instruction will erase the entire page that contains the location addressed by the MOVX<br>instruction. The value of the data byte written does not matter.<br>0: Flash program memory erasure disabled.<br>1: Flash program memory erasure enabled. |      |      |      |      |      |      |              |  |  |  |
| Bit0:    | PSWE: Program Store Write Enable.<br>Setting this bit allows writing a byte of data to the Flash program memory using the MOVX<br>instruction. The location must be erased before writing data.<br>0: Write to Flash program memory disabled.<br>1: Write to Flash program memory enabled.   |      |      |      |      |      |      |              |  |  |  |

### SFR Definition 10.1. PSCTL: Program Store RW Control



### 12.4. External Reset

The external RST pin provides a means for external circuitry to force the CIP-51 into a reset state. Asserting an active-low signal on the RST pin will cause the CIP-51 to enter the reset state. Although there is a weak pull-up, it may be desirable to provide an external pull-up and/or decoupling of the RST pin to avoid erroneous noise-induced resets. The CIP-51 will remain in reset until at least 12 clock cycles after the active-low RST signal is removed. The PINRSF flag (RSTSRC.0) is set on exit from an external reset. The RST pin is 5 V tolerant.

### 12.5. Missing Clock Detector Reset

The Missing Clock Detector is essentially a one-shot circuit that is triggered by the MCU system clock. If the system clock goes away for more than 100msec, the one-shot will time out and generate a reset. After a Missing Clock Detector reset, the MCDRSF flag (RSTSRC.2) will be set, signifying the MSD as the reset source; otherwise, this bit reads 0. The state of the RST pin is unaffected by this reset. Setting the MSCLKE bit in the OSCICN register (see SFR Definition 13.1) enables the Missing Clock Detector.

### 12.6. Comparator 0 Reset

Comparator 0 can be configured as a reset input by writing a 1 to the CORSEF flag (RSTSRC.5). Comparator 0 should be enabled using CPT0CN.7 (see SFR Definition 8.1) prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. When configured as a reset, if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0–), the MCU is put into the reset state. After a Comparator 0 Reset, the CORSEF flag (RSTSRC.5) will read 1 signifying Comparator 0 as the reset source; otherwise, this bit reads 0. The state of the RST pin is unaffected by this reset.

### 12.7. Watchdog Timer Reset

The MCU includes a programmable Watchdog Timer (WDT) running off the system clock. The WDT will force the MCU into the reset state when the watchdog timer overflows. To prevent the reset, the WDT must be restarted by application software before the overflow occurs. If the system experiences a software/hardware malfunction preventing the software from restarting the WDT, the WDT will overflow and cause a reset. This should prevent the system from running out of control.

The WDT is automatically enabled and started with the default maximum time interval on exit from all resets. If desired, the WDT can be disabled by system software or locked 'on' to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the RST pin is unaffected by this reset.

### 12.7.1. Watchdog Usage

The WDT consists of a 21-bit timer running from the programmed system clock. The timer measures the period between specific writes to its control register. If this period exceeds the programmed limit, a WDT reset is generated. The WDT can be enabled and disabled as needed in software, or can be permanently enabled if desired. Watchdog features are controlled via the Watchdog Timer Control Register (WDTCN) shown in SFR Definition 12.1.

### Enable/Reset WDT

The watchdog timer is both enabled and reset by writing 0xA5 to the WDTCN register. The user's application software should include periodic writes of 0xA5 to WDTCN as needed to prevent a watchdog timer overflow. The WDT is enabled and reset as a result of any system reset.



### 13. Oscillator

The MCU includes an internal oscillator and an external oscillator drive circuit, either of which can generate the system clock. The MCU boots from the internal oscillator after any reset. This internal oscillator can be enabled/disabled and its frequency can be set using the Internal Oscillator Control Register (OSCICN) as shown in SFR Definition 13.1. The internal oscillator's electrical specifications are given in Table 13.1.

Both oscillators are disabled when the RST pin is held low. The MCU can run from the internal oscillator permanently, or it can switch to the external oscillator if desired using CLKSL bit in the OSCICN Register. The external oscillator requires an external resonator, crystal, capacitor, or RC network connected to the XTAL1/XTAL2 pins (see Figure 13.1). The oscillator circuit must be configured for one of these sources in the OSCXCN register. An external CMOS clock can also provide the system clock by driving the XTAL1 pin. The XTAL1 and XTAL2 pins are NOT 5 V tolerant.



Figure 13.1. Oscillator Diagram



Multiple masters may reside on the same bus. A Mode Fault flag (MODF, SPI0CN.5) is set to logic 1 when the SPI is configured as a master (MSTEN = 1) and its slave select signal NSS is pulled low. When the Mode Fault flag is set, the MSTEN and SPIEN bits of the SPI control register are cleared by hardware, thereby placing the SPI module in an "off-line" state. In a multiple-master environment, the system controller should check the state of the SLVSEL flag (SPI0CN.2) to ensure the bus is free before setting the MSTEN bit and initiating a data transfer.

### 15.2. Serial Clock Timing

As shown in Figure 15.4, four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.7) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.6) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. Note: the SPI should be disabled (by clearing the SPIEN bit, SPI0CN.0) while changing the clock phase and polarity.

The SPI Clock Rate Register (SPI0CKR) as shown in SFR Definition 15.3 controls the master mode serial clock frequency. This register is ignored when operating in slave mode.





### 15.3. SPI Special Function Registers

The SPI is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI Bus are described in the following section.



### 16.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate

Mode 2 provides asynchronous, full-duplex communication using a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit (see timing diagram in Figure 16.6). On transmit, the ninth data bit is determined by the value in TB8 (SCON.3). It can be assigned the value of the parity flag P in the PSW or used in multiprocessor communications. On receive, the ninth data bit goes into RB8 (SCON.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF register. The TI Transmit Interrupt Flag (SCON.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN Receive Enable bit (SCON.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF receive register if the following conditions are met: RI must be logic 0, and if SM2 is logic 1, the 9th bit must be logic 1.

If these conditions are met, the eight bits of data is stored in SBUF, the ninth bit is stored in RB8 and the RI flag is set. If these conditions are not met, SBUF and RB8 will not be loaded and the RI flag will not be set. An interrupt will occur if enabled when either TI or RI are set.

The baud rate in Mode 2 is a direct function of the system clock frequency as follows:

### Mode 2 Baud Rate = 2SMOD x (SYSCLK / 64).

The SMOD bit (PCON.7) selects whether to divide SYSCLK by 32 or 64. In the formula, 2 is raised to the power SMOD, resulting in a baud rate of either 1/32 or 1/64 of the system clock frequency. On reset, the SMOD bit is logic 0, thus selecting the lower speed baud rate by default.



### Figure 16.6. UART Modes 2 and 3 Timing Diagram

### 16.1.4. Mode 3: 9-Bit UART, Variable Baud Rate

Mode 3 is the same as Mode 2 in all respects except the baud rate is variable. The baud rate is determined in the same manner as for Mode 1. Mode 3 operation transmits 11 bits: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. Timer 1 or Timer 2 overflows generate the baud rate just as with Mode 1. In summary, Mode 3 transmits using the same protocol as Mode 2 but with Mode 1 baud rate generation.



### 17.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

Timer 0 and Timer 1 behave differently in Mode 3. Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. It can use either the system clock or an external input signal as its time base. The TH0 register is restricted to a timer function sourced by the system clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3, so with Timer 0 in Mode 3, Timer 1 can be turned off and on by switching it into and out of its Mode 3. When Timer 0 is in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used for baud rate generation. Refer to Section 16 (UART) for information on configuring Timer 1 for baud rate generation.



Figure 17.3. T0 Mode 3 Block Diagram





#### Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific to result in significant personal injury or death. Silicon Laboratories products are generally not intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com