



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	A/D 4x14b; D/A 4x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c27443-24pvit

processor. The CPU utilizes an interrupt controller with 17 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep and Watch Dog Timers (WDT).


Memory encompasses 16 KB of Flash for program storage, 256 bytes of SRAM for data storage, and up to 2 KB of EEPROM emulated using the Flash. Program Flash utilizes four protection levels on blocks of 64 bytes, allowing customized software IP protection.

The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate to 2.5% over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz ILO (internal low speed oscillator) is provided for the Sleep timer and WDT. If crystal accuracy is desired, the ECO (32.768 kHz external crystal oscillator) is available for use as a Real Time Clock (RTC) and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

The Digital System

The Digital System is composed of 8 digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references.



Digital System Block Diagram

Digital peripheral configurations include those listed below.

- PWMs (8 to 32 bit)
- PWMs with Dead band (8 to 32 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity (up to 2)
- SPI master and slave (up to 2)
- I2C slave and master (1 available as a System Resource)
- Cyclical Redundancy Checker/Generator (8 to 32 bit)
- IrDA (up to 2)
- Pseudo Random Sequence Generators (8 to 32 bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family resources are shown in the table titled "PSoC Device Characteristics" on page 3.

The Analog System

The Analog System is composed of 12 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are listed below.

- Analog-to-digital converters (up to 4, with 6- to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (2, 4, 6, and 8 pole band-pass, low-pass, and notch)
- Amplifiers (up to 4, with selectable gain to 48x)
- Instrumentation amplifiers (up to 2, with selectable gain to 93x)
- Comparators (up to 4, with 16 selectable thresholds)
- DACs (up to 4, with 6- to 9-bit resolution)
- Multiplying DACs (up to 4, with 6- to 9-bit resolution)
- High current output drivers (four with 30 mA drive as a Core Resource)
- 1.3V reference (as a System Resource)
- DTMF dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

CY8C27x43 Final Data Sheet PSoC™ Overview

Getting Started

The quickest path to understanding the PSoC silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications. For in-depth information, along with detailed programming information, reference the $PSoC^{TM}$ Mixed Signal Array Technical Reference Manual.

For up-to-date Ordering, Packaging, and Electrical Specification information, reference the latest PSoC device data sheets on the web at http://www.cypress.com/psoc.

Development Kits

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store at http://www.onfulfillment.com/cypressstore/ contains development kits, C compilers, and all accessories for PSoC development. Click on *PSoC (Programmable System-on-Chip)* to view a current list of available items.

Tele-Training

Free PSoC "Tele-training" is available for beginners and taught by a live marketing or application engineer over the phone. Five training classes are available to accelerate the learning curve including introduction, designing, debugging, advanced design, advanced analog, as well as application-specific classes covering topics like PSoC and the LIN bus. For days and times of the tele-training, see http://www.cypress.com/support/training.cfm.

Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant, go to the following Cypress support web site: http://www.cypress.com/support/cypros.cfm.

Technical Support

PSoC application engineers take pride in fast and accurate response. They can be reached with a 4-hour guaranteed response at http://www.cypress.com/support/login.cfm.

Application Notes


A long list of application notes will assist you in every aspect of your design effort. To locate the PSoC application notes, go to http://www.cypress.com/design/results.cfm.

Development Tools

The Cypress MicroSystems PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows NT 4.0, Windows 2000, Windows Millennium (Me), or Windows XP. (Reference the PSoC Designer Functional Flow diagram below.)

PSoC Designer helps the customer to select an operating configuration for the PSoC, write application code that uses the PSoC, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the CPUs.

PSoC Designer also supports a high-level C language compiler developed specifically for the devices in the family.



PSoC Designer Subsystems

1. Pin Information



This chapter describes, lists, and illustrates the CY8C27x43 PSoC device pins and pinout configurations.

1.1 Pinouts

The CY8C27x43 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital IO. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO.


1.1.1 8-Pin Part Pinout

Table 1-1. 8-Pin Part Pinout (PDIP)

Pin	Ту	ре	Pin	Description			
No.	Digital	Analog	Name	Description			
1	Ю	10	P0[5]	Analog column mux input and column output.			
2	Ю	10	P0[3]	Analog column mux input and column output.			
3	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL			
4	Power		Vss	Ground connection.			
5	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)			
6	Ю	10	P0[2]	Analog column mux input and column output.			
7	Ю	Ю	P0[4]	Analog column mux input and column output.			
8	Power		Vdd	Supply voltage.			

LEGEND: A = Analog, I = Input, and O = Output.

CY8C27143 8-Pin PSoC Device




1.1.3 28-Pin Part Pinout

Table 1-3. 28-Pin Part Pinout (PDIP, SSOP, SOIC)

Pin	Ту	ре	Pin	Description			
No.	Digital	Analog	Name	Description			
1	Ю	I	P0[7]	Analog column mux input.			
2	Ю	Ю	P0[5]	Analog column mux input and column output.			
3	Ю	Ю	P0[3]	Analog column mux input and column output.			
4	Ю	ı	P0[1]	Analog column mux input.			
5	Ю		P2[7]				
6	Ю		P2[5]				
7	Ю	ı	P2[3]	Direct switched capacitor block input.			
8	Ю	ı	P2[1]	Direct switched capacitor block input.			
9	Pov	wer	SMP	Switch Mode Pump (SMP) connection to external components required.			
10	Ю		P1[7]	I2C Serial Clock (SCL)			
11	Ю		P1[5]	I2C Serial Data (SDA)			
12	Ю		P1[3]				
13	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)			
14	Pov	wer	Vss	Ground connection.			
15	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)			
16	Ю		P1[2]				
17	Ю		P1[4]	Optional External Clock Input (EXTCLK)			
18	Ю		P1[6]				
19	Inp	out	XRES	Active high external reset with internal pull down.			
20	Ю	ı	P2[0]	Direct switched capacitor block input.			
21	Ю	ı	P2[2]	Direct switched capacitor block input.			
22	Ю		P2[4]	External Analog Ground (AGND)			
23	Ю		P2[6]	External Voltage Reference (VRef)			
24	Ю	ı	P0[0]	Analog column mux input.			
25	Ю	Ю	P0[2]	Analog column mux input and column output.			
26	Ю	Ю	P0[4]	Analog column mux input and column output.			
27	Ю	I	P0[6]	Analog column mux input.			
28	Pov	wer	Vdd	Supply voltage.			

LEGEND: A = Analog, I = Input, and O = Output.

CY8C27443 28-Pin PSoC Device




1.1.4 44-Pin Part Pinout

Table 1-4. 44-Pin Part Pinout (TQFP)

Pin	Ту	pe	Pin					
No.	Digital	Analog	Name	Description				
1	IO	7	P2[5]					
2	10	ı	P2[3]	Direct switched capacitor block input.				
3	IO	i	P2[1]	Direct switched capacitor block input.				
4	10	-	P4[7]					
5	10		P4[5]					
6	IO		P4[3]					
7	10		P4[1]					
8	Pov	wer	SMP	Switch Mode Pump (SMP) connection to external components required.				
9	Ю		P3[7]					
10	Ю		P3[5]					
11	Ю		P3[3]					
12	Ю		P3[1]					
13	Ю		P1[7]	I2C Serial Clock (SCL)				
14	Ю		P1[5]	I2C Serial Data (SDA)				
15	Ю		P1[3]					
16	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)				
17	Po	wer	Vss	Ground connection.				
18	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)				
19	Ю		P1[2]					
20	Ю		P1[4]	Optional External Clock Input (EXTCLK)				
21	Ю		P1[6]					
22	Ю		P3[0]					
23	Ю		P3[2]					
24	Ю		P3[4]					
25	Ю		P3[6]					
26	Inp	out	XRES	Active high external reset with internal pull down.				
27	Ю		P4[0]					
28	Ю		P4[2]					
29	Ю		P4[4]					
30	Ю		P4[6]					
31	Ю	I	P2[0]	Direct switched capacitor block input.				
32	Ю	I	P2[2]	Direct switched capacitor block input.				
33	Ю		P2[4]	External Analog Ground (AGND)				
34	Ю		P2[6]	External Voltage Reference (VRef)				
35	Ю	I	P0[0]	Analog column mux input.				
36	Ю	10	P0[2]	Analog column mux input and column output.				
37	Ю	Ю	P0[4]	Analog column mux input and column output.				
38	Ю	I	P0[6]	Analog column mux input.				
39	Pov		Vdd	Supply voltage.				
40	Ю	I	P0[7]	Analog column mux input.				
41	Ю	Ю	P0[5]	Analog column mux input and column output.				
42	Ю	10	P0[3]	Analog column mux input and column output.				
43	Ю	I	P0[1]	Analog column mux input.				
44	Ю		P2[7]					

LEGEND: A = Analog, I = Input, and O = Output.

CY8C27543 44-Pin PSoC Device



1.1.5 48-Pin Part Pinouts

Table 1-5. 48-Pin Part Pinout (SSOP)

No. Digital Digital Analog Polity Polity Description 1 10 10 10 PO(7) Analog column mux input. 2 10 10 PO(3) Analog column mux input and column output. 3 10 10 PO(3) Analog column mux input and column output. 4 10 1 PO(3) Analog column mux input. 6 10 P2(7) Analog column mux input. 6 10 P2(5) Total put in the pu								
1	Pin No.		1	Pin Name	Description			
2		_			Analog column mux input			
3								
4					' '			
Section P2 7 Section P2 5 Section P2 5 P3 5 P4 5		_	_					
6 IO P2[5] 7 IO I P2[3] Direct switched capacitor block input. 8 IO I P2[1] Direct switched capacitor block input. 9 IO P4[7] P4[7] 10 IO P4[5] P4[7] 11 IO P4[3] P4[7] 12 IO P4[1] P4[7] 13 Power SMP Switch Mode Pump (SMP) connection to external components required. 14 IO P3[7] P4[1] 15 IO P3[5] P4[7] 16 IO P3[3] P4[7] 17 IO P5[3] P4[7] 18 IO P5[3] P4[7] 19 IO P5[3] P4[7] 20 IO P1[7] I2C Serial Clock (SCL) 21 IO P1[8] P4[8] 22 IO P1[9] Crystal Input (XTALin), I2C Serial Clock (SCL) 24 Power <					7 titalog column max input.			
7 IO I P2[3] Direct switched capacitor block input. 8 IO I P2[1] Direct switched capacitor block input. 9 IO P4[7] P4[7] 10 IO P4[7] P4[7] 11 IO P4[3] P4[1] 12 IO P4[1] P4[1] 12 IO P4[1] P4[1] 13 Power SMP Switch Mode Pump (SMP) connection to external components required. 14 IO P3[7] P4[7] 15 IO P3[3] P4 16 IO P3[3] P4 17 IO P3[1] P4 18 IO P5[3] P4 19 IO P5[1] P4 20 IO P1[5] I2C Serial Clock (SCL) 21 IO P1[6] P4 22 IO P1[7] Crystal Input (XTALin), I2C Serial Data (SDA) 25 IO	_							
8			1		Direct switched capacitor block input			
9					· · · · · · · · · · · · · · · · · · ·			
10 IO P4[5] 11 IO P4[3] 12 IO P4[1] 13 Power SMP Switch Mode Pump (SMP) connection to external components required. 14 IO P3[7] P3[7] 15 IO P3[8] P3[7] 16 IO P3[8] P3[8] 17 IO P3[1] P3[1] 18 IO P5[3] P4[7] 19 IO P5[1] P5[7] 20 IO P1[7] I2C Serial Clock (SCL) 21 IO P1[8] P1[8] P1[8] 22 IO P1[9] Crystal Input (XTALin), I2C Serial Clock (SCL) 24 Power Vss Ground connection. 25 IO P1[9] Crystal Output (XTALin), I2C Serial Data (SDA) 26 IO P1[9] Crystal Output (XTALin), I2C Serial Data (SDA) 27 IO P1[8] Optional External Clock Input (EXTCLK) 28 IO	_				Birect switched capacitor block input.			
10								
12		_						
SMP								
external components required. 14			wer		Switch Mode Pump (SMP) connection to			
15	10	10	WCI	Olvii				
16	14	Ю		P3[7]				
17	15	10		P3[5]				
18	16	Ю		P3[3]				
19	17	Ю		P3[1]				
10	18	Ю		P5[3]				
21	19	10		P5[1]				
22	20	Ю		P1[7]	I2C Serial Clock (SCL)			
23	21	Ю		P1[5]	I2C Serial Data (SDA)			
Power Vss Ground connection. P1[0] Crystal Output (XTALout), I2C Serial Data (SDA)	22	Ю		P1[3]				
P1[0] Crystal Output (XTALout), I2C Serial Data (SDA)	23	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)			
SDA SDA	24	Po	wer	Vss	Ground connection.			
27	25	Ю		P1[0]				
28	26	10		P1[2]				
29	27	Ю		P1[4]	Optional External Clock Input (EXTCLK)			
30	28	Ю		P1[6]				
10	29	Ю		P5[0]				
32 IO P3[2] 33 IO P3[4] 34 IO P3[6] 35 Input XRES Active high external reset with internal pull down. 36 IO P4[0] 37 IO P4[2] 38 IO P4[4] 39 IO P4[6] 40 IO I P2[0] Direct switched capacitor block input. 41 IO I P2[2] Direct switched capacitor block input. 42 IO P2[4] External Analog Ground (AGND) 43 IO P2[6] External Voltage Reference (VRef) 44 IO I P0[0] Analog column mux input. 45 IO IO P0[2] Analog column mux input and column output. 46 IO I P0[6] Analog column mux input.	30	10		P5[2]				
33 IO P3[4] 34 IO P3[6] 35 Input XRES Active high external reset with internal pull down. 36 IO P4[0] 37 IO P4[2] 38 IO P4[4] 39 IO P4[6] 40 IO I P2[0] Direct switched capacitor block input. 41 IO I P2[2] Direct switched capacitor block input. 42 IO P2[4] External Analog Ground (AGND) 43 IO P2[6] External Voltage Reference (VRef) 44 IO I P0[0] Analog column mux input. 45 IO IO P0[2] Analog column mux input and column output. 46 IO IO P0[6] Analog column mux input.	31	Ю		P3[0]				
34 IO P3[6] 35 Input XRES Active high external reset with internal pull down. 36 IO P4[0] 37 IO P4[2] 38 IO P4[4] 39 IO P4[6] 40 IO I P2[0] Direct switched capacitor block input. 41 IO I P2[2] Direct switched capacitor block input. 42 IO P2[4] External Analog Ground (AGND) 43 IO P2[6] External Voltage Reference (VRef) 44 IO I P0[0] Analog column mux input. 45 IO IO P0[2] Analog column mux input and column output. 46 IO IO P0[6] Analog column mux input.	32	Ю		P3[2]				
35	33	Ю		P3[4]				
down.	34	Ю		P3[6]				
37 IO P4[2] 38 IO P4[4] 39 IO P4[6] 40 IO I P2[0] Direct switched capacitor block input. 41 IO I P2[2] Direct switched capacitor block input. 42 IO P2[4] External Analog Ground (AGND) 43 IO P2[6] External Voltage Reference (VRef) 44 IO I P0[0] Analog column mux input. 45 IO IO P0[2] Analog column mux input and column output. 46 IO IO P0[4] Analog column mux input and column output. 47 IO I P0[6] Analog column mux input.	35	Inp	out	XRES				
38 IO P4[4] 39 IO P4[6] 40 IO I P2[0] Direct switched capacitor block input. 41 IO I P2[2] Direct switched capacitor block input. 42 IO P2[4] External Analog Ground (AGND) 43 IO P2[6] External Voltage Reference (VRef) 44 IO I P0[0] Analog column mux input. 45 IO IO P0[2] Analog column mux input and column output. 46 IO IO P0[4] Analog column mux input and column output. 47 IO I P0[6] Analog column mux input.	36	Ю		P4[0]				
39 IO P4[6] 40 IO I P2[0] Direct switched capacitor block input. 41 IO I P2[2] Direct switched capacitor block input. 42 IO P2[4] External Analog Ground (AGND) 43 IO P2[6] External Voltage Reference (VRef) 44 IO I P0[0] Analog column mux input. 45 IO IO P0[2] Analog column mux input and column output. 46 IO IO P0[4] Analog column mux input and column output. 47 IO I P0[6] Analog column mux input.	37	Ю		P4[2]				
40 IO I P2[0] Direct switched capacitor block input. 41 IO I P2[2] Direct switched capacitor block input. 42 IO P2[4] External Analog Ground (AGND) 43 IO P2[6] External Voltage Reference (VRef) 44 IO I P0[0] Analog column mux input. 45 IO IO P0[2] Analog column mux input and column output. 46 IO IO P0[4] Analog column mux input and column output. 47 IO I P0[6] Analog column mux input.	38	Ю		P4[4]				
41 IO I P2[2] Direct switched capacitor block input. 42 IO P2[4] External Analog Ground (AGND) 43 IO P2[6] External Voltage Reference (VRef) 44 IO I P0[0] Analog column mux input. 45 IO IO P0[2] Analog column mux input and column output. 46 IO IO P0[4] Analog column mux input and column output. 47 IO I P0[6] Analog column mux input.	39	Ю		P4[6]				
42 IO P2[4] External Analog Ground (AGND) 43 IO P2[6] External Voltage Reference (VRef) 44 IO I P0[0] Analog column mux input. 45 IO IO P0[2] Analog column mux input and column output. 46 IO IO P0[4] Analog column mux input and column output. 47 IO I P0[6] Analog column mux input.	40	Ю	I	P2[0]	Direct switched capacitor block input.			
43 IO P2[6] External Voltage Reference (VRef) 44 IO I P0[0] Analog column mux input. 45 IO IO P0[2] Analog column mux input and column output. 46 IO IO P0[4] Analog column mux input and column output. 47 IO I P0[6] Analog column mux input.	41	Ю	I	P2[2]	Direct switched capacitor block input.			
44 IO I P0[0] Analog column mux input. 45 IO IO P0[2] Analog column mux input and column output. 46 IO IO P0[4] Analog column mux input and column output. 47 IO I P0[6] Analog column mux input.	42	Ю		P2[4]	External Analog Ground (AGND)			
45 IO IO P0[2] Analog column mux input and column output. 46 IO IO P0[4] Analog column mux input and column output. 47 IO I P0[6] Analog column mux input.	43	Ю		P2[6]	External Voltage Reference (VRef)			
46 IO IO P0[4] Analog column mux input and column output. 47 IO I P0[6] Analog column mux input.	44	Ю	I	P0[0]	Analog column mux input.			
47 IO I P0[6] Analog column mux input.	45	Ю	Ю	P0[2]	Analog column mux input and column output.			
	46	Ю	Ю	P0[4]	Analog column mux input and column output.			
48 Power Vdd Supply voltage.	47	Ю	I	P0[6]	Analog column mux input.			
	48	Po	wer	Vdd	Supply voltage.			

LEGEND: A = Analog, I = Input, and O = Output.

CY8C27643 48-Pin PSoC Device





Table 1-6. 48-Pin Part Pinout (MLF*)

Pin	Pin Type Pin Double						
No.	Digital	Analog	Name	Description			
1	IO	I	P2[3]	Direct switched capacitor block input.			
2	10	i	P2[1]	Direct switched capacitor block input.			
3	10	-	P4[7]				
4	10		P4[5]				
5	IO		P4[3]				
6	IO		P4[1]				
7	Pov	wer	SMP	Switch Mode Pump (SMP) connection to			
			Civii	external components required.			
8	Ю		P3[7]				
9	Ю		P3[5]				
10	Ю		P3[3]				
11	Ю		P3[1]				
12	Ю		P5[3]				
13	Ю		P5[1]				
14	Ю		P1[7]	I2C Serial Clock (SCL)			
15	Ю		P1[5]	I2C Serial Data (SDA)			
16	Ю		P1[3]				
17	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)			
18	Pov	wer	Vss	Ground connection.			
19	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)			
20	Ю		P1[2]				
21	Ю		P1[4]	Optional External Clock Input (EXTCLK)			
22	Ю		P1[6]				
23	Ю		P5[0]				
24	Ю		P5[2]				
25	Ю		P3[0]				
26	Ю		P3[2]				
27	Ю		P3[4]				
28	Ю		P3[6]				
29	Inp	out	XRES	Active high external reset with internal pull down.			
30	Ю		P4[0]				
31	Ю		P4[2]				
32	Ю		P4[4]				
33	Ю		P4[6]				
34	Ю	I	P2[0]	Direct switched capacitor block input.			
35	Ю	ı	P2[2]	Direct switched capacitor block input.			
36	Ю		P2[4]	External Analog Ground (AGND)			
37	Ю		P2[6]	External Voltage Reference (VRef)			
38	Ю	I	P0[0]	Analog column mux input.			
39	Ю	Ю	P0[2]	Analog column mux input and column output.			
40	Ю	Ю	P0[4]	Analog column mux input and column output.			
41	Ю	I	P0[6]	Analog column mux input.			
42	Pov	wer	Vdd	Supply voltage.			
43	Ю	I	P0[7]	Analog column mux input.			
44	Ю	Ю	P0[5]	Analog column mux input and column output.			
45	Ю	Ю	P0[3]	Analog column mux input and column output.			
46	Ю	I	P0[1]	Analog column mux input.			
47	Ю		P2[7]				
48	Ю		P2[5]				
				-			

 $\textbf{LEGEND} \hbox{: A = Analog, I = Input, and O = Output.}$

CY8C27643 48-Pin PSoC Device



^{*} The MLF package has a center pad that must be connected to ground (Vss).

2. Register Reference



This chapter lists the registers of the CY8C27x43 PSoC device. For detailed register information, reference the *PSoC™ Mixed Signal Array Technical Reference Manual*.

2.1 Register Conventions

The register conventions specific to this section are listed in the following table.

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

2.2 Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as IO space and is divided into two banks. The XOI bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XOI bit is set the user is in bank 1.

Note In the following register mapping tables, blank fields are reserved and should not be accessed.

CY8C27x43 Final Data Sheet 2. Register Reference

Register Map Bank 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASC10CR0	80	RW		C0	
PRT0DM1	01	RW		41		ASC10CR1	81	RW		C1	
PRT0IC0	02	RW		42		ASC10CR2	82	RW		C2	
PRT0IC1	03	RW		43		ASC10CR3	83	RW		C3	
PRT1DM0	04	RW		44		ASD11CR0	84	RW		C4	
PRT1DM1	05	RW		45		ASD11CR1	85	RW		C5	
PRT1IC0	06	RW		46		ASD11CR2	86	RW		C6	
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DM0	08	RW		48		ASC12CR0	88	RW		C8	
PRT2DM1	09	RW		49		ASC12CR1	89	RW		C9	
PRT2IC0 PRT2IC1	0A 0B	RW RW		4A 4B		ASC12CR2 ASC12CR3	8A 8B	RW RW		CA CB	
PRT3DM0	0C	RW		4C		ASD13CR0	8C	RW		CC	-
PRT3DM1	0D	RW		4D		ASD13CR1	8D	RW		CD	-
PRT3IC0	0E	RW		4E		ASD13CR2	8E	RW		CE	
PRT3IC1	0F	RW		4F		ASD13CR3	8F	RW		CF	-
PRT4DM0	10	RW		50		ASD20CR0	90	RW	GDI_O_IN	D0	RW
PRT4DM1	11	RW		51		ASD20CR1	91	RW	GDI_E_IN	D1	RW
PRT4IC0	12	RW		52		ASD20CR2	92	RW	GDI_O_OU	D2	RW
PRT4IC1	13	RW		53		ASD20CR3	93	RW	GDI E OU	D3	RW
PRT5DM0	14	RW		54		ASC21CR0	94	RW		D4	1
PRT5DM1	15	RW		55		ASC21CR1	95	RW		D5	
PRT5IC0	16	RW		56		ASC21CR2	96	RW		D6	
PRT5IC1	17	RW		57		ASC21CR3	97	RW		D7	
	18			58		ASD22CR0	98	RW		D8	
	19			59		ASD22CR1	99	RW		D9	
	1A			5A		ASD22CR2	9A	RW		DA	
	1B			5B		ASD22CR3	9B	RW		DB	
	1C			5C		ASC23CR0	9C	RW		DC	
	1D			5D		ASC23CR1	9D	RW	OSC_GO_EN	DD	RW
	1E			5E		ASC23CR2	9E	RW	OSC_CR4	DE	RW
DDDOOFN	1F	DIA	OLIK ODO	5F	DIM	ASC23CR3	9F	RW	OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB000U	21	RW RW	CLK_CR1 ABF_CR0	61 62	RW RW		A1 A2		OSC_CR1	E1 E2	RW
DBB00C0	23	KVV	AMD_CR0	63	RW		A2 A3		VLT CR	E3	RW
DBB01FN	24	RW	AMD_CRO	64	IXVV		A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5		VEI_OWII	E5	- 1
DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	-
5550.00	27		ALT_CR0	67	RW		A7			E7	1
DCB02FN	28	RW	ALT_CR1	68	RW		A8		IMO_TR	E8	W
DCB02IN	29	RW	CLK_CR2	69	RW		A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B			6B			AB		ECO_TR	EB	W
DCB03FN	2C	RW		6C			AC			EC	
DCB03IN	2D	RW		6D			AD			ED	
DCB03OU	2E	RW		6E			AE			EE	
	2F			6F			AF			EF	
DBB10FN	30	RW	ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
DBB10IN	31	RW	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
DBB10OU	32	RW	ACBOOCR1	72	RW	RDI0IS	B2	RW		F2	
DDD44EN	33	D\A/	ACBOACB2	73	RW	RDIOLT4	B3	RW		F3	
DBB11FN	34	RW	ACB01CR3	74	RW	RDIOLT1	B4	RW		F4	<u> </u>
DBB11IN DBB11OU	35	RW RW	ACB01CR0 ACB01CR1	75 76	RW RW	RDI0RO0 RDI0RO1	B5 B6	RW RW		F5	
ווטטווטטט	36 37	IVVV	ACB01CR1	77	RW	NDIONOT	B7	IXVV	CPU F	F6 F7	RL
DCB12FN	38	RW	ACB01CR2 ACB02CR3	78	RW	RDI1RI	B8	RW	J. U_I	F8	I.V.L.
DCB12IN DCB12IN	39	RW	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	
DCB120U	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW		FA	
	3B		ACB02CR2	7B	RW	RDI1LT0	BB	RW		FB	
DCB13FN	3C	RW	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	\vdash
DCB13IN	3D	RW	ACB03CR0	7D	RW	RDI1RO0	BD	RW		FD	
DCB13OU	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#
	3F		ACB03CR2	7F	RW		BF		CPU_SCR0	FF	#
			d should not be			# Access is bit					

Blank fields are Reserved and should not be accessed.

Access is bit specific.

3.3.3 DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Cap PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 3-6. 5V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input Offset Voltage (absolute value)					
	Power = Low, Opamp Bias = High	_	1.6	10	mV	
	Power = Medium, Opamp Bias = High	_	1.3	8	mV	
	Power = High, Opamp Bias = High	_	1.2	7.5	mV	
TCV _{OSOA}	Average Input Offset Voltage Drift	_	7.0	35.0	μV/°C	
I _{EBOA}	Input Leakage Current (Port 0 Analog Pins)	-	20	-	pA	Gross tested to 1 μA.
C _{INOA}	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
V _{CMOA}	Common Mode Voltage Range	0.0	_	Vdd	V	The common-mode input voltage range is mea-
	Common Mode Voltage Range (high power or high opamp bias)	0.5	_	Vdd - 0.5		sured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
CMRR _{OA}	Common Mode Rejection Ratio		_	_	dB	Specification is applicable at high power. For all
	Power = Low	60				other bias modes (except high power, high opamp bias), minimum is 60 dB.
	Power = Medium	60				opanip bias), minimum is 60 db.
	Power = High	60				
G _{OLOA}	Open Loop Gain		-	_	dB	Specification is applicable at high power. For all
	Power = Low	60				other bias modes (except high power, high opamp bias), minimum is 60 dB.
	Power = Medium	60				opanip bias), minimum is oo ub.
	Power = High	80				
V _{OHIGHOA}	High Output Voltage Swing (internal signals)					
	Power = Low	Vdd - 0.2	-	-	V	
	Power = Medium	Vdd - 0.2	-	_	V	
	Power = High	Vdd - 0.5	-	-	V	
V_{OLOWOA}	Low Output Voltage Swing (internal signals)					
	Power = Low	_	-	0.2	V	
	Power = Medium	_	-	0.2	V	
	Power = High	-	-	0.5	V	
I _{SOA}	Supply Current (including associated AGND buffer)					
	Power = Low, Opamp Bias = Low	-	150	200	μΑ	
	Power = Low, Opamp Bias = High	_	300	400	μΑ	
	Power = Medium, Opamp Bias = Low	-	600	800	μΑ	
	Power = Medium, Opamp Bias = High	_	1200	1600	μΑ	
	Power = High, Opamp Bias = Low	-	2400	3200	μΑ	
	Power = High, Opamp Bias = High	_	4600	6400	μΑ	
PSRR _{OA}	Supply Voltage Rejection Ratio	60	_	-	dB	$0V \le V_{IN} \le (Vdd - 2.25)$ or $(Vdd - 1.25V) \le V_{IN} \le Vdd$.

3.3.5 DC Switch Mode Pump Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

Table 3-10. DC Switch Mode Pump (SMP) Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{PUMP} 5V	5V Output Voltage	4.75	5.0	5.25	V	Configuration of footnote ^a . Average, neglecting ripple. SMP trip voltage is set to 5.0V.
V _{PUMP} 3V	3V Output Voltage	3.00	3.25	3.60	V	Configuration of footnote ^a . Average, neglecting ripple. SMP trip voltage is set to 3.25V.
I _{PUMP}	Available Output Current					Configuration of footnote ^a .
	$V_{BAT} = 1.5V, V_{PUMP} = 3.25V$	8	-	-	mA	SMP trip voltage is set to 3.25V.
	$V_{BAT} = 1.8V$, $V_{PUMP} = 5.0V$	5	-	_	mA	SMP trip voltage is set to 5.0V.
V _{BAT} 5V	Input Voltage Range from Battery	1.8	-	5.0	V	Configuration of footnote ^a . SMP trip voltage is set to 5.0V.
V _{BAT} 3V	Input Voltage Range from Battery	1.0	-	3.3	V	Configuration of footnote ^a . SMP trip voltage is set to 3.25V.
V _{BATSTART}	Minimum Input Voltage from Battery to Start Pump	1.1	-	-	V	Configuration of footnote ^a .
ΔV _{PUMP_Line}	Line Regulation (over V _{BAT} range)	-	5	-	%V _O	Configuration of footnote ^a . V _O is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 3-16 on page 26.
ΔV _{PUMP_Load}	Load Regulation	-	5	-	%V _O	Configuration of footnote ^a . V _O is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 3-16 on page 26.
ΔV_{PUMP_Ripple}	Output Voltage Ripple (depends on capacitor/load)	-	100	-	mVpp	Configuration of footnote ^a . Load is 5mA.
E ₃	Efficiency	35	50	-	%	Configuration of footnote ^a . Load is 5 mA. SMP trip voltage is set to 3.25V.
F _{PUMP}	Switching Frequency	-	1.3	_	MHz	
DC _{PUMP}	Switching Duty Cycle	-	50	-	%	

a. $L_1 = 2 \mu H$ inductor, $C_1 = 10 \mu F$ capacitor, $D_1 = S$ chottky diode. See Figure 3-2.




Figure 3-2. Basic Switch Mode Pump Circuit

3.3.9 DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 3-17. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
I _{DDP}	Supply Current During Programming or Verify	-	5	25	mA	
V _{ILP}	Input Low Voltage During Programming or Verify	-	-	0.8	V	
V _{IHP}	Input High Voltage During Programming or Verify	2.2	_	_	V	
I _{ILP}	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	-	-	0.2	mA	Driving internal pull-down resistor.
I _{IHP}	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	-	-	1.5	mA	Driving internal pull-down resistor.
V _{OLV}	Output Low Voltage During Programming or Verify	-	-	Vss + 0.75	V	
V _{OHV}	Output High Voltage During Programming or Verify	Vdd - 1.0	_	Vdd	V	
Flash _{ENPB}	Flash Endurance (per block)	50,000	-	-	_	Erase/write cycles per block.
Flash _{ENT}	Flash Endurance (total) ^a	1,800,000	-	_	-	Erase/write cycles.
Flash _{DR}	Flash Data Retention	10	_	_	Years	

a. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).

For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.

3.4 AC Electrical Characteristics

3.4.1 AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

Table 3-18. AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{IMO}	Internal Main Oscillator Frequency	23.4	24	24.6 ^a	MHz	Trimmed. Utilizing factory trim values.
F _{CPU1}	CPU Frequency (5V Nominal)	0.93	24	24.6 ^{a,b}	MHz	Trimmed. Utilizing factory trim values.
F _{CPU2}	CPU Frequency (3.3V Nominal)	0.93	12	12.3 ^{b,c}	MHz	Trimmed. Utilizing factory trim values.
F _{48M}	Digital PSoC Block Frequency	0	48	49.2 ^{a,b,d}	MHz	Refer to the AC Digital Block Specifications below.
F _{24M}	Digital PSoC Block Frequency	0	24	24.6 ^{b, d}	MHz	
F _{32K1}	Internal Low Speed Oscillator Frequency	15	32	64	kHz	
F _{32K2}	External Crystal Oscillator	-	32.768	-	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F _{PLL}	PLL Frequency	_	23.986	-	MHz	Multiple (x732) of crystal frequency.
Jitter24M2	24 MHz Period Jitter (PLL)	_	_	600	ps	
T _{PLLSLEW}	PLL Lock Time	0.5	-	10	ms	
T _{PLLSLEWS} - LOW	PLL Lock Time for Low Gain Setting	0.5	-	50	ms	
T _{OS}	External Crystal Oscillator Startup to 1%	_	1700	2620	ms	
T _{OSACC}	External Crystal Oscillator Startup to 100 ppm	-	2800	3800	ms	The crystal oscillator frequency is within 100 ppm of its final value by the end of the T_{osacc} period. Correct operation assumes a properly loaded 1 uW maximum drive level 32.768 kHz crystal. $3.0V \le Vdd \le 5.5V$, -40 $^{\circ}C \le T_{A} \le 85$ $^{\circ}C$.
Jitter32k	32 kHz Period Jitter	_	100		ns	
T _{XRST}	External Reset Pulse Width	10	_	_	μs	
DC24M	24 MHz Duty Cycle	40	50	60	%	
Step24M	24 MHz Trim Step Size	_	50	_	kHz	
Fout48M	48 MHz Output Frequency	46.8	48.0	49.2 ^{a,c}	MHz	Trimmed. Utilizing factory trim values.
Jitter24M1	24 MHz Period Jitter (IMO)	_	600		ps	
F _{MAX}	Maximum frequency of signal on row input or row output.	_	_	12.3	MHz	
T _{RAMP}	Supply Ramp Time	0	_	_	μs	

a. 4.75V < Vdd < 5.25V.

d. See the individual user module data sheets for information on maximum frequencies for user modules.




Figure 3-3. PLL Lock Timing Diagram

b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.

c. 3.0V < Vdd < 3.6V. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.




Figure 3-4. PLL Lock for Low Gain Setting Timing Diagram




Figure 3-5. External Crystal Oscillator Startup Timing Diagram



Figure 3-6. 24 MHz Period Jitter (IMO) Timing Diagram



Figure 3-7. 32 kHz Period Jitter (ECO) Timing Diagram

3.4.3 AC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Power = High and Opamp Bias = High is not supported at 3.3V.

Table 3-20. 5V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROA}	Rising Settling Time from 80% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	_	-	3.9	μs	
	Power = Medium, Opamp Bias = High	_	-	0.72	μs	
	Power = High, Opamp Bias = High	_	_	0.62	μs	
T _{SOA}	Falling Settling Time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	_	-	5.9	μs	
	Power = Medium, Opamp Bias = High	_	_	0.92	μs	
	Power = High, Opamp Bias = High	_	-	0.72	μs	
SR _{ROA}	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.15	-	_	V/μs	
	Power = Medium, Opamp Bias = High	1.7	-	-	V/μs	
	Power = High, Opamp Bias = High	6.5	-	_	V/μs	
SR _{FOA}	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.01	-	-	V/μs	
	Power = Medium, Opamp Bias = High	0.5	-	_	V/μs	
	Power = High, Opamp Bias = High	4.0	-	_	V/μs	
BW _{OA}	Gain Bandwidth Product					
	Power = Low, Opamp Bias = Low	0.75	-	_	MHz	
	Power = Medium, Opamp Bias = High	3.1	_	-	MHz	
	Power = High, Opamp Bias = High	5.4	-	-	MHz	
E _{NOA}	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	_	100	-	nV/rt-Hz	

Table 3-21. 3.3V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROA}	Rising Settling Time from 80% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	-	-	3.92	μs	
	Power = Low, Opamp Bias = High	_	-	0.72	μs	
T _{SOA}	Falling Settling Time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	_	-	5.41	μs	
	Power = Medium, Opamp Bias = High	_	_	0.72	μs	
SR _{ROA}	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.31	_	_	V/μs	
	Power = Medium, Opamp Bias = High	2.7	_	_	V/μs	
SR _{FOA}	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.24	_	_	V/μs	
	Power = Medium, Opamp Bias = High	1.8	-	_	V/μs	
BW _{OA}	Gain Bandwidth Product					
	Power = Low, Opamp Bias = Low	0.67	-	_	MHz	
	Power = Medium, Opamp Bias = High	2.8	_	_	MHz	
E _{NOA}	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	_	100	-	nV/rt-Hz	

3.4.5 AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

Table 3-23. 5V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROB}	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	2.5	μs	
	Power = High	-	-	2.5	μs	
T _{SOB}	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	2.2	μs	
	Power = High	-	-	2.2	μs	
SR _{ROB}	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.65	-	-	V/μs	
	Power = High	0.65	-	-	V/μs	
SR _{FOB}	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.65	-	-	V/μs	
	Power = High	0.65	_	-	V/μs	
BW _{OB}	Small Signal Bandwidth, 20mV _{pp} , 3dB BW, 100pF Load					
	Power = Low	0.8	-	-	MHz	
	Power = High	0.8	-	-	MHz	
BW _{OB}	Large Signal Bandwidth, 1V _{pp} , 3dB BW, 100pF Load					
	Power = Low	300	_	-	kHz	
	Power = High	300	_	-	kHz	

Table 3-24. 3.3V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROB}	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	3.8	μs	
	Power = High	-	-	3.8	μs	
T _{SOB}	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	2.6	μs	
	Power = High	-	-	2.6	μs	
SR _{ROB}	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.5	-	-	V/μs	
	Power = High	0.5	-	_	V/μs	
SR _{FOB}	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.5	-	-	V/μs	
	Power = High	0.5	-	_	V/μs	
BW _{OB}	Small Signal Bandwidth, 20mV _{pp} , 3dB BW, 100pF Load					
	Power = Low	0.7	-	_	MHz	
	Power = High	0.7	-	_	MHz	
BW _{OB}	Large Signal Bandwidth, 1V _{pp} , 3dB BW, 100pF Load					
	Power = Low	200	_	_	kHz	
	Power = High	200	_	_	kHz	

3.4.8 AC I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 3-28. AC Characteristics of the I²C SDA and SCL Pins

		Standard Mode Fast Mode					
Symbol	Description	Min	Max	Min	Max	Units	Notes
F _{SCLI2C}	SCL Clock Frequency	0	100	0	400	kHz	
T _{HDSTAI2C}	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μs	
T _{LOWI2C}	LOW Period of the SCL Clock		-	1.3	-	μs	
T _{HIGHI2C}	C HIGH Period of the SCL Clock		-	0.6	-	μs	
T _{SUSTAI2C}	Set-up Time for a Repeated START Condition	4.7	-	0.6	-	μs	
T _{HDDATI2C}	Data Hold Time	0	-	0	-	μs	
T _{SUDATI2C}	Data Set-up Time 250		-	100 ^a	-	ns	
T _{SUSTOI2C}	Set-up Time for STOP Condition		_	0.6	-	μs	
T _{BUFI2C}	Bus Free Time Between a STOP and START Condition	4.7	_	1.3	-	μs	
T _{SPI2C}	Pulse Width of spikes are suppressed by the input filter.	_	_	0	50	ns	

a. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU:DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.




Figure 3-9. Definition for Timing for Fast/Standard Mode on the I²C Bus

4.2 Thermal Impedances

Table 4-1. Thermal Impedances per Package

Package	Typical θ _{JA} *
8 PDIP	120 °C/W
20 SSOP	95 °C/W
20 SOIC	79 °C/W
28 PDIP	67 °C/W
28 SSOP	95 °C/W
28 SOIC	71 °C/W
44 TQFP	58 °C/W
48 SSOP	69 °C/W
48 MLF	18 °C/W

^{*} $T_J = T_A + POWER \times \theta_{JA}$

4.3 Capacitance on Crystal Pins

Table 4-2: Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
8 PDIP	2.8 pF
20 SSOP	2.6 pF
20 SOIC	2.5 pF
28 PDIP	3.5 pF
28 SSOP	2.8 pF
28 SOIC	2.7 pF
44 TQFP	2.6 pF
48 SSOP	3.3 pF
48 MLF	2.3 pF

5. Ordering Information



The following table lists the CY8C27x43 PSoC device family's key package features and ordering codes.

Table 5-1. CY8C27x43 PSoC Device Family Key Features and Ordering Information

Package	Ordering Code	Flash (Kbytes)	RAM (Bytes)	Switch Mode Pump	Temperature Range	Digital Blocks (Rows of 4)	Analog Blocks (Columns of 3)	Digital 10 Pins	Analog Inputs	Analog Outputs	XRES Pin
CY8C27x43 Silicon B – These pa any digital block to be the decimate the analog reference is enhanced	or clock source, the ECO	EX and	ECO E	KW bits	in the CPU_SCR1	I registe	er are re	adable,			
8 Pin (300 Mil) DIP	CY8C27143-24PXI	16	256	No	-40C to +85C	8	12	6	4	4	No
20 Pin (210 Mil) SSOP	CY8C27243-24PVXI	16	256	Yes	-40C to +85C	8	12	16	8	4	Yes
20 Pin (210 Mil) SSOP (Tape and Reel)	CY8C27243-24PVXIT	16	256	Yes	-40C to +85C	8	12	16	8	4	Yes
20 Pin (300 Mil) SOIC	CY8C27243-24SXI	16	256	Yes	-40C to +85C	8	12	16	8	4	Yes
20 Pin 300 Mil) SOIC (Tape and Reel)	CY8C27243-24SXIT	16	256	Yes	-40C to +85C	8	12	16	8	4	Yes
28 Pin (300 Mil) DIP	CY8C27443-24PXI	16	256	Yes	-40C to +85C	8	12	24	12	4	Yes
28 Pin (210 Mil) SSOP	CY8C27443-24PVXI	16	256	Yes	-40C to +85C	8	12	24	12	4	Yes
28 Pin (210 Mil) SSOP (Tape and Reel)	CY8C27443-24PVXIT	16	256	Yes	-40C to +85C	8	12	24	12	4	Yes
28 Pin (300 Mil) SOIC	CY8C27443-24SXI	16	256	Yes	-40C to +85C	8	12	24	12	4	Yes
28 Pin (300 Mil) SOIC (Tape and Reel)	CY8C27443-24SXIT	16	256	Yes	-40C to +85C	8	12	24	12	4	Yes
44 Pin TQFP	CY8C27543-24AXI	16	256	Yes	-40C to +85C	8	12	40	12	4	Yes
44 Pin TQFP (Tape and Reel)	CY8C27543-24AXIT	16	256	Yes	-40C to +85C	8	12	40	12	4	Yes
48 Pin (300 Mil) SSOP	CY8C27643-24PVXI	16	256	Yes	-40C to +85C	8	12	44	12	4	Yes
48 Pin (300 Mil) SSOP (Tape and Reel)	CY8C27643-24PVXIT	16	256	Yes	-40C to +85C	8	12	44	12	4	Yes
48 Pin (7x7) MLF	CY8C27643-24LFXI	16	256	Yes	-40C to +85C	8	12	44	12	4	Yes
48 Pin (7x7) MLF (Tape and Reel)	CY8C27643-24LFXIT	16	256	Yes	-40C to +85C	8	12	44	12	4	Yes
CY8C27x43 Silicon A – Silicon A	is not recommended for n	ew desi	gns.								
8 Pin (300 Mil) DIP	CY8C27143-24PI	16	256	No	-40C to +85C	8	12	6	4	4	No
20 Pin (210 Mil) SSOP	CY8C27243-24PVI	16	256	Yes	-40C to +85C	8	12	16	8	4	Yes
20 Pin (210 Mil) SSOP (Tape and Reel)	CY8C27243-24PVIT	16	256	Yes	-40C to +85C	8	12	16	8	4	Yes
20 Pin (300 Mil) SOIC	CY8C27243-24SI	16	256	Yes	-40C to +85C	8	12	16	8	4	Yes
20 Pin 300 Mil) SOIC (Tape and Reel)	CY8C27243-24SIT	16	256	Yes	-40C to +85C	8	12	16	8	4	Yes
28 Pin (300 Mil) DIP	CY8C27443-24PI	16	256	Yes	-40C to +85C	8	12	24	12	4	Yes
28 Pin (210 Mil) SSOP	CY8C27443-24PVI	16	256	Yes	-40C to +85C	8	12	24	12	4	Yes

6. Sales and Service Information



To obtain information about Cypress MicroSystems or PSoC sales and technical support, reference the following information or go to the section titled "Getting Started" on page 4 in this document.

Cypress MicroSystems

2700 162nd Street SW

Building D

Lynnwood, WA 98037 Phone: 800.669.0557 Facsimile: 425.787.4641

Web Sites: Company Information - http://www.cypress.com

Sales - http://www.cypress.com/aboutus/sales_locations.cfm

Technical Support - http://www.cypress.com/support/login.cfm

6.1 Revision History

Table 6-1. CY8C27x43 Data Sheet Revision History

Revision				
1104131011	ECN#	Issue Date	Origin of Change	Description of Change
**	127087	7/01/2003	New Silicon.	New document (Revision **).
*A	128780	7/29/2003	Engineering and NWJ.	New electrical spec additions, fix of Core Architecture links, corrections to some text, tables, drawings, and format.
'B	128992	8/14/2003	NWJ	Interrupt controller table fixed, refinements to Electrical Spec section and Register chapter.
°C	129283	8/28/2003	NWJ	Significant changes to the Electrical Specifications section.
'D	129442	9/09/2003	NWJ	Changes made to Electrical Spec section. Added 20/28-Lead SOIC packages and pinouts.
'E	130129	10/13/2003	NWJ	Revised document for Silicon Revision A.
'F	130651	10/28/2003	NWJ	Refinements to Electrical Specification section and I2C chapter.
`G	131298	11/18/2003	NWJ	Revisions to GDI, RDI, and Digital Block chapters. Revisions to AC Digital Block Spec and miscellaneous register changes.
'H	229416	See ECN	SFV	New data sheet format and organization. Reference the PSoC Mixed Signal Array Technical Reference Manual for additional information. Title change.
1	247529	See ECN	SFV	Added Silicon B information to this data sheet.

6.2 Copyrights and Code Protection

Copyrights

© Cypress MicroSystems, Inc. 2000 – 2004. All rights reserved. PSoC™, PSoC Designer™, and Programmable System-on-Chip™ are trademarks of Cypress MicroSystems, Inc. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

The information contained herein is subject to change without notice. Cypress MicroSystems assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress MicroSystems product. Nor does it convey or imply any license under patent or other rights. Cypress MicroSystems does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress MicroSystems products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress MicroSystems against all charges. Cypress MicroSystems products are not warranted nor intended to be used for medical, life-support, life-saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress MicroSystems.

Flash Code Protection

Note the following details of the Flash code protection features on Cypress MicroSystems devices.

Cypress MicroSystems products meet the specifications contained in their particular Cypress MicroSystems Data Sheets. Cypress MicroSystems believes that its family of products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress MicroSystems, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress MicroSystems nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Cypress MicroSystems is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress MicroSystems are committed to continuously improving the code protection features of our products.