



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	56
Program Memory Size	320KB (320K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	56K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x12b; D/A 1x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f522dscpmc-gse1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Product lineup comparison 120 pins

	MB91F522J	MB91F523J	MB91F524J	MB91F525J	MB91F526J	
System Clock		On chip I	PLL Clock multip	ple method		
Minimum instruction execution time	12.5ns (80MHz)					
Flash Capacity (Program)	(256+64)KB	(256+64)KB (384+64)KB (512+64)KB (768+64)K				
Flash Capacity (Data)		,	64KB		,	
RAM Capacity	(48+	8)KB	(64+8)KB	(96+8)KB	(128+8)KB	
External BUS I/F		•	None			
(22address/16data/4cs) DMA Transfer			10ab			
			16ch			
16-bit Base Timer		10	2ch	O a la		
Free-run Timer			Sbit×3ch, 32bit×			
Input capture			Sbit×4ch, 32bit×			
Output Compare		16	Sbit×6ch, 32bit×	6ch		
16-bit Reload Timer			8ch			
PPG			16bit×38ch			
Up/down Counter			2ch			
Clock Supervisor			Yes			
External Interrupt			8ch×2units			
A/D converter	12bit×26ch (1unit), 12bit×16ch (1unit)					
D/A converter (8bit)	2ch					
Multi-Function Serial Interface	12ch <sup>*1</sup>					
CAN		64m	sg×2ch/128ms	g×1ch		
Hardware Watchdog Timer			Yes			
CRC Formation			Yes			
Low-voltage detection reset			Yes			
Flash Security			Yes			
ECC Flash/WorkFlash			Yes			
ECC RAM			Yes			
Memory Protection Function (MPU)			Yes			
Floating point arithmetic (FPU)			Yes			
Real Time Clock (RTC)			Yes			
General-purpose port (#GPIOs)			96 ports			
SSCG			Yes			
Sub clock			Yes			
CR oscillator			Yes			
NMI request function	Yes					
OCD (On Chip Debug)	Yes					
TPU (Timing Protection Unit)	Yes					
Key code register			Yes			
Waveform generator			6ch			
Operation guaranteed temperature (T <sub>A</sub> )			-40°C to +125°			
Power supply			2.7V to 5.5V *2	<u>-</u>		
Package	LQM120					

<sup>\*1:</sup> Only channel 3 and channel 4 support the I<sup>2</sup>C (fast mode/standard mode).

Only channel 5, channel 6, channel 7, channel 8 and channel 11 support the I<sup>2</sup>C (standard mode).

<sup>\*2:</sup> The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.



		Pin	no.			Pin Name	Polarity	I/O circuit	Function* <sup>9</sup>	
64	80	100	120	144	176	Name		types*8		
						P050	-		General-purpose I/O port	
			28 *1	31	39	A18 <sup>*5</sup>	-	Α	External bus/Address bit18 output	
_	_	-	20	31	39	TRG5_1	-	A	PPG trigger 5 input (1)	
						PPG33_0	-		PPG ch.33 output (0)	
						P051	-		General-purpose I/O port	
-	-	-	-	32	40	A19	-	Α	External bus/Address bit19 output	
						TRG9_0	-		PPG trigger 9 input (0)	
						P052	-		General-purpose I/O port	
				33	41	A20	-	^	External bus/Address bit20 output	
-	-	-	-	33	41	PPG34_0	-	Α	PPG ch.34 output (0)	
						INT14_0	-		INT14 External interrupt input (0)	
						P053	-		General-purpose I/O port	
						A21 *2, *3, *4, *5	-		External bus/Address bit21 output	
16	19 *1	24 *1	29 *1	34	42	AN44	-	В	ADC analog 44 input	
							PPG35_0	-		PPG ch.35 output (0)
						INT14_1	-		INT14 External interrupt input (1)	
						SCK0_1	-		Multi-function serial ch.0 clock I/O (1)	
						P054	-		General-purpose I/O port	
-	-	-	-	35	43	SYSCLK	-	Α	External bus/System clock output	
						PPG36_0	-		PPG ch.36 output (0)	
						P055	-		General-purpose I/O port	
						CS2X *2, *3, *4, *5	-		External bus chip select 2 output	
17 *1	22 *1	27*1	32*1	38	46	SIN10_0	-	G	Multi-function serial ch.10 serial data input (0)	
						AN43	-		ADC analog 43 input	
						PPG37_0	-		PPG ch.37 output (0)	
						TIN4_1	-		Reload timer ch.4 event input (1)	
					47	P180	-	^	General-purpose I/O port	
-	-	ı	1	•	47	PPG40_0	-	Α	PPG ch.40 output (0)	
					48	P181	-	^	General-purpose I/O port	
		-			40	PPG41_0	-	Α	PPG ch.41 output (0)	
						P056	-		General-purpose I/O port	
						CS3X <sup>*5</sup>	-		External bus chip select 3 output	
						ICU9_0	-		Input capture ch.9 input (0)	
-	-	-	33 *1	39	49	PPG0_1	-	Α	PPG ch.0 output (1)	
						ICU0_1	-		Input capture ch.0 input (1)	
						TIN5_1	-		Reload timer ch.5 event input (1)	
						DTTI_2	-		Waveform generator ch.0-ch.5 input pin (2)	



		Pin	no.			Pin	Polarity	I/O circuit	Function* <sup>9</sup>	
64	80	100	120	144	176	Name	_	types*8		
						P062	-		General-purpose I/O port	
						SCS10_1	ı		Serial chip select 10 I/O (1)	
							SCS40_0	ı		Serial chip select 40 I/O (0)
22	20	24	40	40		AN40	-	Ь	ADC analog 40 input	
23	28	34	40	48	59	PPG4_1	1	В	PPG ch.4 output (1)	
						FRCK0_0	-		Free-run timer 0 clock input (0)	
						TOT7_1	-		Reload timer ch.7 output (1)	
						ZIN1_1	-		U/D counter ch.1 ZIN input (1)	
						P063	ı		General-purpose I/O port	
						SCS41_0	-		Serial chip select 41 output (0)	
	20	25		40	-00	AN39	-	В	ADC analog 39 input	
-	29	35	41	49	60	PPG5_1	-		PPG ch.5 output (1)	
						FRCK1_0	-		Free-run timer 1 clock input (0)	
						BIN1_1	1		U/D counter ch.1 BIN input (1)	
					0.4	P183	ı	^	General-purpose I/O port	
-	-	-	-	-	61	PPG43_0	-	Α	PPG ch.43 output (0)	
						P064	1		General-purpose I/O port	
						SCS42_0	-		Serial chip select 42 output (0)	
0.4	00	00	40		62	AN38	-		ADC analog 38 input	
24	30	36	42	50		FRCK2_0	-	В	Free-run timer 2 clock input (0)	
						AIN1_1	-		U/D counter ch.1 AIN input (1)	
						PPG43_1	-		PPG ch.43 output (1)	
						P065	-		General-purpose I/O port	
						SCS43_0	-		Serial chip select 43 output (0)	
-	-	37	43	51	63	FRCK3_0	-	Α	Free-run timer 3 clock input (0)	
						ZIN0_1	1		U/D counter ch.0 ZIN input (1)	
						PPG44_1	-		PPG ch.44 output (1)	
					0.4	P184	ı		General-purpose I/O port	
-	-	-	-	-	64	PPG44_0	-	Α	PPG ch.44 output (0)	
					0.5	P185	-		General-purpose I/O port	
-	-	-	-	-	65	PPG45_0	-	Α	PPG ch.45 output (0)	
						P066	-		General-purpose I/O port	
						SOT4_2	-		Multi-function serial ch.4	
								_	serial data output (2)	
25	31	38	44	52	66	SCS3_0	-	В	Serial chip select 3 I/O (0)	
						AN37	-		ADC analog 37 input	
						FRCK4_0	-		Free-run timer 4 clock input (0)	
						BIN0_1	-		U/D counter ch.0 BIN input (1)	
						P067	-		General-purpose I/O port	
-	32	39	45	53	67	AN36	-	В	ADC analog 36 input	
						FRCK5_0	-		Free-run timer 5 clock input (0)	
						AIN0_1	-		U/D counter ch.0 AIN input (1)	



# 5. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

#### 1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### ■ Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### ■ Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

#### ■ Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

## (1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

## (2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.

## (3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

## ■ Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

**CAUTION:** The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.



		Address offset va	lue / Register name	1				
Address	+0	+1	+2	+3	Block			
000С4С <sub>Н</sub>	X>	DDAR4 [R/W] W  XXXXXXXX XXXXXXXX XXXXXXXX  DCCR5 [R/W] W						
000С54 <sub>Н</sub>		000000-00 00000000 0-000000 DCSR5 [R/W] H DTCR5 [R/W] H 0000 0000000 00000000						
000С58 <sub>Н</sub>			5 [R/W] W					
000С5С <sub>н</sub>	XX	DDAR5 (XXXXXX XXXXXXX	5 [R/W] W X XXXXXXXX XXXX	<b>KXXX</b>				
000С60 <sub>Н</sub>			6 [R/W] W 00000000 0-000000					
000С64н		6 [R/W] H 000		86 [R/W] H 00 00000000				
000С68 <sub>Н</sub>	XX	DSAR6 (XXXXXX XXXXXXX	S [R/W] W X XXXXXXXX XXXX	«xxx				
000С6Сн	XX	DDAR6 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX						
000С70 <sub>Н</sub>			7 [R/W] W 00000000 0-000000					
000С74 <sub>Н</sub>		[R/W] H 000		R7 [R/W] H 00 00000000	DMA Controller			
000С78 <sub>Н</sub>	XX	DSAR7 (XXXXXX XXXXXXX	' [R/W] W K XXXXXXXX XXXX	«xxx	[S]			
000С7Сн	XX	DDAR7 (XXXXXX XXXXXXX	' [R/W] W K XXXXXXXX XXXX	«xxx				
000С80 <sub>н</sub>			3 [R/W] W 00000000 0-000000					
000С84н		B [R/W] H 000		88 [R/W] H 00 00000000				
000С88 <sub>Н</sub>	XX	DSAR8 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX						
000С8Сн	XX	DDAR8 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX						
000С90н		DCCR9 [R/W] W 000000-00 00000000 0-000000						
000С94н		DCSR9 [R/W] H DTCR9 [R/W] H 0000 00000000 00000000						
000С98н	XX	DSAR9	P [R/W] W	×xxx				
000С9Сн	XX	DDAR9	R/W] W X XXXXXXXX XXXX	······				



A -l -l		Address offset value	ue / Register name		Disale
Address	+0	+1	+2	+3	Block
000F70 <sub>Н</sub>	RCRH0 [W] H,W RCRL0 [W] B,H,W XXXXXXXX XXXXXX		UDCRH0 [R] H,W 00000000	UDCRL0 [R] B,H,W 00000000	Up/Down
000F74 <sub>H</sub>		R/W] B,H -0001000	_	CSR0 [R/W] B 00000000	Counter 0
000F78 <sub>H</sub> to 000F7C <sub>H</sub>	_	_	_	_	Reserved
000F80 <sub>н</sub>	RCRH1 [W] H,W XXXXXXXX	RCRL1 [W] B,H,W XXXXXXXX	UDCRH1 [R] H,W 00000000	UDCRL1 [R] B,H,W 00000000	Up/Down
000F84 <sub>н</sub>		R/W] B,H 0-0001000	_	CSR1 [R/W] B 00000000	Counter 1
000F88 <sub>н</sub>	_	_	MSCH45 [R] B,H,W 00000000	MSCL45 [R/W] B,H,W 00	Input Capture 4,5 32-bit ICU Cycle and pulse width measurement control 45
000F8С <sub>н</sub>	_	_	MSCH67 [R] B,H,W 00000000	MSCL67 [R/W] B,H,W 00	Input Capture 6,7 32-bit ICU Cycle and pulse width measurement control 67
000F90 <sub>н</sub>		OCCP10 00000000 00000000			Output Compare
000F94 <sub>н</sub>		OCCP11 00000000 00000000			32-bit OCU
000F98 <sub>н</sub>	_	_	OCSH1011 [R/W] B,H,W 000	OCSL1011 [R/W] B,H,W 000000	Output Compare 10,11 32-bit OCU
000F9Сн	_	_	_	OCLS1011 [R/W] B,H,W 0000	OCU1011 Output level control register
000FA0 <sub>н</sub>					
000FA4 <sub>Н</sub>		Free-run Timer 5 32-bit FRT			
000FA8н	TCCSH5 [R/W]B,H,W 000  TCCSL5 [R/W]B,H,W -1-00000		_	_	
000FAC <sub>H</sub> to 000FCC <sub>H</sub>	_	_	_	_	Reserved



A ddroop		Address offset val	ue / Register name		Dlack
Address -	+0	+1	+2	+3	Block
0018F0н	— /(SCSTR310)/ (LAMSR10) [R/W] B,H,W	— /(SCSTR210)/ (LAMCR10) [R/W] B,H,W	— /(SCSTR110)/ (SFLR110)[R/W] B,H,W	— /(SCSTR010)/ (SFLR010)[R/W] B,H,W	
0018F4 <sub>н</sub>		— /(SCSFR210) [R/W] B,H,W	— /(SCSFR110) [R/W] B,H,W *3	— /(SCSFR010) [R/W] B,H,W	Multi-UART10  *3: Reserved because CSIO
0018F8 <sub>н</sub>	—/(TBYTE310)/ (LAMESR10) [R/W] B,H,W	—/(TBYTE210)/ (LAMERT10) [R/W] B,H,W	—/(TBYTE110)/ (LAMIER10) [R/W] B,H,W	TBYTE010/(LAMRID 10)/(LAMTID10) [R/W] B,H,W 00000000	mode is not set immediately after reset.  *4: Reserved
0018FC <sub>н</sub>	BGR10[R 00000000	<u>-</u>	— /(ISMK10)[R/W] B,H,W <sup>*2</sup>	— /(ISBA10)[R/W] B,H,W <sup>*2</sup>	because LIN2.1 mode is not set immediately after
001900н	FCR110[R/W] B,H,W 00100	FCR010[R/W] B,H,W -0000000	=	R/W] B,H,W 00000000	reset.
001904н	FTICR10[R 00000000		_	_	
001908н	SCR11/(IBCR11) [R/W] B,H,W 000000	SMR11[R/W] B,H,W 000-00-0	SSR11[R/W] B,H,W 0-000011	ESCR11/(IBSR11) [R/W] B,H,W 00000000	Multi-UART11
00190С <sub>н</sub>	— /(RDR111/(TDR	2111))[R/W] B,H,W *3	RDR011/(TDR0 0 00	11)[R/W] B,H,W 0000000 <sup>*1</sup>	*1: Byte access is possible only for access to lower 8
001910н	SACSR11[F 0000 (	=		R] B,H,W 00000000	bits.
001914 <sub>н</sub>	STMCR11[F 00000000	=	— /(SCSCR11/SF	UR11)[R/W] B,H,W *3 *4	*2: Reserved because I <sup>2</sup> C mode is not set
001918н	— /(SCSTR311)/ (LAMSR11) [R/W] B,H,W	— /(SCSTR211)/ (LAMCR11) [R/W] B,H,W	— /(SCSTR111)/ (SFLR111)[R/W] B,H,W	— /(SCSTR011)/ (SFLR011)[R/W] B,H,W	immediately after reset. *3: Reserved
00191С <sub>н</sub>		— /(SCSFR211) [R/W] B,H,W	— /(SCSFR111) [R/W] B,H,W *3	— /(SCSFR011) [R/W] B,H,W	because CSIO mode is not set immediately after reset.
001920н	—/(TBYTE311)/ (LAMESR11) [R/W] B,H,W	—/(TBYTE211)/ (LAMERT11) [R/W] B,H,W	—/(TBYTE111)/ (LAMIER11) [R/W] B,H,W	TBYTE011/(LAMRID 11)/(LAMTID11) [R/W] B,H,W 00000000	*4: Reserved because LIN2.1 mode is not set immediately after
001924н	BGR11[R 00000000	_	— /(ISMK11)[R/W] B,H,W * <sup>2</sup>	— /(ISBA11)[R/W] B,H,W *2	reset.



A.1.1		•	Di di			
Address	+0	+1	+2	+3	Block	
001ССС <sub>Н</sub>		[R/W] H,W 0 00000000	_	_	PPG37	
001CD0 <sub>H</sub>		R/W] B,H,W 0 000000-0		38 [W] H,W XX XXXXXXX		
001CD4 <sub>H</sub>	PDUT38 [W] H,W XXXXXXXX XXXXXXX			38 [R] H,W 11 11111111	PPG38	
001CD8 <sub>Н</sub>	_	R/W] B,H,W 0110		8 [R/W] H,W 00 00000000		
001CDC <sub>H</sub>		[R/W] H,W 0 00000000	_	_		
001СЕ0 <sub>н</sub>		R/W] B,H,W 0 000000-0		39 [W] H,W XX XXXXXXX	PPG39	
001СЕ4 <sub>Н</sub>		) [W] H,W ( XXXXXXXX		39 [R] H,W 11 11111111		
001CE8 <sub>н</sub>	_	R/W] B,H,W 0110		9 [R/W] H,W 00 00000000	PPG39	
001CEC <sub>H</sub>	PTPC39 [R/W] H,W 00000000 00000000				_	
001CF0 <sub>н</sub>	PCN40 [R/W] B,H,W 00000000 000000-0		PCSR4 XXXXXXX			
001СF4 <sub>н</sub>		) [W] H,W XXXXXXXX	PTMR- 1111111	PPG40		
001CF8 <sub>н</sub>	-	R/W] B,H,W 0110	PSDR40 [R/W] H,W 00000000 00000000			
001CFC <sub>н</sub>		[R/W] H,W 0 00000000	_	_		
001D00н	-	R/W] B,H,W 0 000000-0		41 [W] H,W XX XXXXXXXX		
001D04 <sub>н</sub>		[W] H,W XXXXXXXX		41 [R] H,W 11 11111111	PPG41	
001D08 <sub>н</sub>		R/W] B,H,W 0110		1 [R/W] H,W 00 00000000		
001D0C <sub>Н</sub>	PTPC41 [R/W] H,W 00000000 00000000		_			
001D10 <sub>Н</sub>	PCN42 [R/W] B,H,W 00000000 000000-0			42 [W] H,W XX XXXXXXX		
001D14 <sub>н</sub>	PDUT42 [W] H,W XXXXXXXX XXXXXXX			42 [R] H,W 11 11111111	PPG42	
001D18 <sub>Н</sub>	00000	R/W] B,H,W 0110		2 [R/W] H,W 00 00000000		
001D1C <sub>н</sub>		[R/W] H,W 0 00000000	_	_		



		Address offset val	ue / Register name				
Address	+0	+1	+2	+3	Block		
002150 <sub>н</sub>	-	IF2DTA11 [R/W] B,H,W					
002154 <sub>н</sub>		R/W] B,H,W 00000000		R/W] B,H,W 00000000			
002158н	_	_	_	_			
00215Сн		_	_	_			
002160 <sub>н</sub> , 002164 <sub>н</sub>		Reserved (IF	2 data mirror)				
002168 <sub>Н</sub> to 00217С <sub>Н</sub>		-	_				
00217Сн 002180 <sub>Н</sub>	TREQR21 00000000	[R] B,H,W 00000000		[R] B,H,W 00000000			
002184 <sub>н</sub>		[R] B,H,W 00000000		[R] B,H,W 00000000			
002188 <sub>H</sub>	_	_	_	_			
00218Сн	_	_	_	_			
002190н	NEWDT21 00000000		NEWDT11 00000000	CAN1 (64msb)			
002194 <sub>н</sub>	NEWDT41		NEWDT31	[R] B,H,W 00000000			
002198н	_	_	_	_			
00219С <sub>н</sub>	_	_	_	_			
0021A0 <sub>н</sub>	INTPND21 00000000	[R] B,H,W 00000000		[R] B,H,W 00000000			
0021A4 <sub>Н</sub>		[R] B,H,W 00000000		[R] B,H,W 00000000			
0021A8 <sub>H</sub>	_	_	_	_			
0021AС <sub>н</sub>	_					_	
0021В0н	MSGVAL2 <sup>2</sup> 00000000	I [R] B,H,W 00000000		I [R] B,H,W 00000000			
0021В4 <sub>Н</sub>		I [R] B,H,W 00000000		I [R] B,H,W 00000000			
0021B8 <sub>Н</sub>	_	_	_	_			
0021ВСн	_	_	_	_			



		Block					
Address	+0	+1	+1 +2 +3				
0021C0 <sub>H</sub> to 0021FC <sub>H</sub>		CAN1 (64msb)					
002200 <sub>н</sub>		R/W] B,H,W 000-0001	I .	[R/W] B,H,W 00000000			
002204 <sub>Н</sub>		2 [R] B,H,W 0 00000000	_	R/W] B,H,W 1 00000001			
002208 <sub>н</sub>		[R] B,H,W 0 00000000	I .	[R/W] B,H,W X00000			
00220C <sub>н</sub>	-	R/W] B,H,W 0000		_			
002210 <sub>н</sub>		[R/W] B,H,W 00000001		2 [R/W] B,H,W 00000000			
002214 <sub>н</sub>		[R/W] B,H,W I 11111111	I .	2 [R/W] B,H,W 1 11111111			
002218 <sub>н</sub>		[R/W] B,H,W 0 00000000	IF1ARB12 [R/W] B,H,W 00000000 00000000				
00221С <sub>н</sub>		[R/W] B,H,W 0 00000					
002220н		[R/W] B,H,W 0 00000000	IF1DTA22 0000000	CAN2 (64msb)			
002224 <sub>н</sub>		[R/W] B,H,W 0 00000000	IF1DTB22 [R/W] B,H,W 00000000 00000000				
002228 <sub>Н</sub>	_	_	_	_			
00222C <sub>н</sub>	_	_	_	_			
002230 <sub>н</sub> , 002234 <sub>н</sub>		Reserved (IF	1 data mirror)				
002238н	_	_	_	_			
00223Сн	_	_	_	_			
002240 <sub>н</sub>		[R/W] B,H,W 00000001		2 [R/W] B,H,W 00000000			
002244 <sub>н</sub>		[R/W] B,H,W I 11111111	I .	2 [R/W] B,H,W 1 11111111			
002248 <sub>н</sub>		[R/W] B,H,W 0 00000000		2 [R/W] B,H,W 00 00000000			
00224C <sub>н</sub>		[R/W] B,H,W 0 00000		_	CAN2 (64msb)		
002250н		[R/W] B,H,W 0 00000000	I .	[R/W] B,H,W 00 00000000			




176 pins

176 pins	Interr	upt number	Intorrect		Default	
Interrupt factor	Decimal		Interrupt level	Offset	address for TBR	RN
Reset	0	0	-	3FC <sub>H</sub>	000FFFFC <sub>H</sub>	-
System reserved	1	1	-	3F8 <sub>H</sub>	000FFFF8 <sub>H</sub>	-
System reserved	2	2	-	3F4 <sub>H</sub>	000FFFF4 <sub>H</sub>	-
System reserved	3	3	-	3F0 <sub>H</sub>	000FFFF0 <sub>H</sub>	-
System reserved	4	4	-	3EC <sub>H</sub>	000FFFEC <sub>H</sub>	-
FPU exception	5	5	-	3E8 <sub>H</sub>	000FFFE8 <sub>H</sub>	-
Exception of instruction access protection violation	6	6	-	3Е4н	000FFFE4 <sub>H</sub>	-
Exception of data access protection violation	7	7	-	3E0 <sub>H</sub>	000FFFE0 <sub>H</sub>	-
Data access error interrupt	8	8	-	3DC <sub>H</sub>	000FFFDC <sub>H</sub>	-
INTE instruction	9	9	-	3D8 <sub>H</sub>	000FFFD8 <sub>H</sub>	-
Instruction break	10	0A	-	3D4 <sub>H</sub>	000FFFD4 <sub>н</sub>	-
System reserved	11	0B	-	3D0 <sub>H</sub>	000FFFD0 <sub>H</sub>	-
System reserved	12	0C	-	3ССн	000FFFCC <sub>H</sub>	-
System reserved	13	0D	-	3C8 <sub>H</sub>	000FFFC8 <sub>H</sub>	-
Exception of invalid instruction	14	0E	-	3C4 <sub>H</sub>	000FFFC4 <sub>H</sub>	-
NMI request						
Error generation during internal bus diagnosis			15 (F <sub>н</sub> )			
XBS RAM double-bit error generation	15	0F	Fixed	3C0 <sub>H</sub>	000FFFC0 <sub>H</sub>	-
Backup RAM double-bit error generation			i ixeu			
TPU violation						
External interrupt 0-7	16	10	ICR00	3BC <sub>H</sub>	000FFFBC <sub>H</sub>	0
External interrupt 8-15	17	11	ICR01	3B8 <sub>H</sub>	000FFFB8 <sub>H</sub>	1* <sup>7</sup>
External low-voltage detection interrupt	17	11	ICINOT	SDOH	OOOI I I BOH	
Reload timer 0/1/4/5	18	12	ICR02	3B4 <sub>H</sub>	000FFFB4 <sub>H</sub>	2* <sup>2</sup>
Reload timer 2/3/6/7	19	13	ICR03	3B0 <sub>H</sub>	000FFFB0 <sub>H</sub>	3* <sup>2</sup>
Multi-function serial interface						
ch.0 (reception completed)	20	14	ICR04	3AC <sub>H</sub>	000FFFAC <sub>H</sub>	4* <sup>1</sup>
Multi-function serial interface	20	1-7	101104	0/ (On	OOOI I I NOA	7
ch.0 (status)						
Multi-function serial interface	21	15	ICR05	3A8 <sub>H</sub>	000FFFA8 <sub>H</sub>	5* <sup>1</sup>
ch.0 (transmission completed)			101100	07.1011	000111110	
Multi-function serial interface						
ch.1 (reception completed)	22	16	ICR06	3A4 <sub>H</sub>	000FFFA4 <sub>H</sub>	6* <sup>1</sup>
Multi-function serial interface						
ch.1 (status)						
Multi-function serial interface	23	17	ICR07	3A0 <sub>H</sub>	000FFFA0 <sub>н</sub>	7* <sup>1</sup>
ch.1 (transmission completed)						
Multi-function serial interface						
ch.2 (reception completed)	24	18	ICR08	39Сн	000FFF9С <sub>н</sub>	8* <sup>1</sup>
Multi-function serial interface						
ch.2 (status)						
Multi-function serial interface	25	19	ICR09	398н	000FFF98 <sub>н</sub>	9* <sup>1</sup>
ch.2 (transmission completed)						
Multi-function serial interface						
ch.3 (reception completed)	26	1A	ICR10	394 <sub>H</sub>	000FFF94 <sub>н</sub>	10* <sup>1</sup>
Multi-function serial interface						
ch.3 (status)	1					



- \*8: It is a standard when four-layer substrate is used.
- \*9: Corresponding pins: General-purpose ports other than those of P103, P104, P105 and P106.
- \*10: Corresponding pins: General-purpose ports of P103, P104, P105 and P106.



#### <WARNING>

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

#### Recommended operating conditions

 $(V_{SS}=AV_{SS}=0.0V)$ 

Parameter	Cumbal	Va	lue	Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
	.,,	4.5	5.5	V	Recommended operation guarantee range (When 5.0V is used)
Power supply voltage	V <sub>CC</sub> , AV <sub>CC</sub>	3.0	3.6	V	Recommended operation guarantee range (When 3.3V is used)
		2.7	5.5	V	Operation guarantee range*1
Smoothing capacitor *2	Cs	4.7 (tolerance within ±50%)		μF	Use a ceramic capacitor or a capacitor that has the similar frequency characteristics. Use a capacitor with a capacitance greater than C <sub>S</sub> as the smoothing capacitor on the VCC pin.
On anoting town and	_	-40	+105	°C	
Operating temperature	T <sub>A</sub>	-40	+125	°C	*3

<sup>\*1:</sup> When it is used outside recommended operation guarantee range (range of the operation guarantee),contact your sales representative.

The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the



 $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C, V_{CC}=AV_{CC}=5.0V \pm 10\%/Vcc=AV_{CC}=3.3V \pm 0.3V, V_{SS}=AV_{SS}=0.0V)$ 

Davamata:	O. mede ed	<b>D</b>	Conditions		Value			D 1						
Parameter	Symbol	Pin name	Conditions	Min		Max	Unit	Remarks						
Input leak current	I <sub>IL</sub>	All input pins	V <sub>CC</sub> =AV <sub>CC</sub> =5.5V V <sub>SS</sub> <v<sub>I<v<sub>CC</v<sub></v<sub>	-5	-	5	μΑ							
Input capacitance 1	C <sub>IN1</sub>	Other than VCC,VSS, AVCC, AVSS, C	-	-	5	15	pF							
	R <sub>UP1</sub>	RSTX, NMIX	V <sub>CC</sub> =5.0V±10%	25	-	100								
	KUP1	RSTA, INIVIIA	Vcc=3.3V±0.3V	45	-	140	10							
	В	P073,074	V <sub>CC</sub> =5.0V±10%	25	-	60	kΩ							
Pull-up	R <sub>UP2</sub>	076,077	Vcc=3.3V±0.3V	33	-	90								
resistance		Port pin other	V <sub>CC</sub> =5.0V±10%	25	-	100								
resistance	than P035, 041,073,074, 076,077,093, 122	Vcc=3.3V±0.3V	45	-	140	kΩ								
	V <sub>OH1</sub>	Normal output	Vcc=4.5V											
			I <sub>OH</sub> =-4.0mA	-0.5		V <sub>CC</sub>	V							
			Vcc=3.0V		-									
			I <sub>OH</sub> =-2.0mA											
"H" level	e V <sub>OH2</sub> 077	P073,074,076, 077	Vcc=4.5V	Vcc	_	Vcc	V	I <sup>2</sup> C pin						
output voltage			I <sub>OH</sub> =-3.0mA	-0.5	-			output						
		V <sub>OH3</sub>	Vous	Vous					Vcc=4.5V					
					P103 to 106	I <sub>OH</sub> =-12.0mA	Vcc	_	Vcc	V				
			1 100 to 100	Vcc=3.0V	-0.5		VCC	V						
			I <sub>OH</sub> =-8.0mA											
"L" level output voltage		$V_{OL1}$ Normal output $V_{OL2}$ $V_{OL3}$ $V_{OL3}$ $V_{OL3}$ $V_{OL3}$ $V_{OL3}$ $V_{OL3}$ $V_{OL3}$			-	0.4	V							
	Vol.			0										
	- OLI						•							
			I <sub>OL</sub> =2.0mA					2						
	V <sub>OL2</sub>	V <sub>OL2</sub> P073,074,076, 077	Vcc=4.5V	0	-	0.4	V	I <sup>2</sup> C pin						
			I <sub>OL</sub> =3.0mA	-				output						
			Vcc=4.5V			0.4								
	V <sub>OL3</sub>	V <sub>OL3</sub> P103 to 106	I <sub>OL</sub> =12.0mA	0	-		V							
			Vcc=3.0V			1								
			$I_{OL}$ =8.0mA		İ									



(4-1-5) Bit setting: SMR:MD2=0, SMR:MD1=1, SMR:MD0=0,

When Serial chip select is used: SCSCR:CSEN=1,

Serial clock output mark level "H": SMR,SCSFR:SCINV=0, Serial chip select Inactive level "H": SCSCR,SCSFR:CSLVL=1

(T<sub>A</sub>:-40°C to +125°C, V<sub>CC</sub>=AV<sub>CC</sub>=5.0V±10%/V<sub>CC</sub>=AV<sub>CC</sub>=3.3V±0.3V, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name Conditions -			lue	Unit	Remarks
Parameter	Symbol	Pili liaille	Conditions	Min	Max	Ullit	Remarks
SCS↓→SCK↓ setup time	tcssi	SCK1, SCK2, SCK5 to SCK11 SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		t <sub>cssu</sub> -50	t <sub>CSSU</sub> +0 *1	ns	
		SCK3, SCK4 SCS3, SCS40 to SCS43		t <sub>CSSU</sub> -50	t <sub>CSSU</sub> +300	ns	
SCK↑→SCS↑ hold time	tсsні	SCK1, SCK2, SCK5 to SCK11 SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	t <sub>CSHD</sub> -10	t <sub>CSHD</sub> +50	ns	Internal shift clock mode output pin : C <sub>L</sub> =50pF
		SCK3, SCK4 SCS3, SCS40 to SCS43		t <sub>CSHD</sub> -300	t <sub>CSHD</sub> +50	ns	
SCS deselect time	tcsdi	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		tcsps-50	tcsps+50	ns	



## 18. Errata

This section describes the errata for the MB91520 Series. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability. Contact your local Cypress Sales Representative if you have questions.

#### Part Numbers Affected

Part Number
MB91F522B/D/F/J/K/L
MB91F523B/D/F/J/K/L
MB91F524B/D/F/J/K/L
MB91F525B/D/F/J/K/L
MB91F526B/D/F/J/K/L

#### MB91F522/3/4/5/6 Qualification Status

**Product Status: Production** 

## **Errata Summary**

The following table defines the errata applicability to available MB91520 Series devices.

Items	Part Number	Silicon Revision	Fix Status		
[1]. Power-on Conditions is not enough in the Datasheet Specification	MB91F522B/D/F/J/K/L MB91F523B/D/F/J/K/L	B, C	Will be fixed in production silicon version D, E		
[2]. Limitation for Watch mode (power off)	MB91F524B/D/F/J/K/L MB91F525B/D/F/J/K/L MB91F526B/D/F/J/K/L	B, C, D, E	-		

## 1. Power-on Conditions is not enough in the Datasheet Specification

## **■ Problem Definition**

If the Power-On-Reset and Internal Low Voltage Detection are not generated, some port functions will not be available.

## ■ Parameters Affected

 $t_{\text{OFF}}$  for Power off time on Power-on Conditions

VCC Power ramp rate on Power-on Conditions

# ■ Trigger Condition

When the power supply voltage to the MCU has been turned off but has not reached 0 V when the power supply voltage is turned on again, MCU does not generate an internal power-on-reset signal (Power-On reset or Internal LVD reset). Then, some port functions will not be available.

If below condition (1) or (2) or (3) is satisfied, Power-On Reset (Initialization-Reset signal) is generated and no problem occurs.

- (1) The VCC voltage is less than 200 mV for 50 ms or longer (t<sub>OFF</sub>)
- (2) VCC Power ramp rate less than 4 mV/µs (dV/dt) until a voltage level for a safe Power-On detection is reached
- (3) C-pin voltage is below 60 mV when VCC is turned on again



Page	Section	Change Results
14	■Pin Assignment MB91F52xD	80 VCC 80 VCC 78 POIL/WOT/SOTZ_LIN/T3_1 78 POMS-SCS_2_0ADTG_LIN/T3_1 78 POMS-SCS_2_0ADTG_LIN/T3_1/TX2(64) 77 POMS-SCS_2_0ADTG_LIN/T3_0 78 POMS-SCS_2_0ADTG_LIN/T3_0 79 POMS-SCS_2_0ADTG_LIN/T3_0 70 POMS-SCS_2_0ADTG_LIN/T3_0 71 POMS-SCS_2_0ADTG_LIN/T3_0 72 POMS-SCS_2_0ADTG_LIN/T3_0 73 VSS 74 C 75 POMS-TIN/T3_0 74 C 75 POMS-SCS_2_0ADTG_LIN/T3_0 76 POMS-SCS_2_0ADTG_LIN/T3_0 77 POMS-SCS_2_0ADTG_LIN/T3_0 78 POMS-SCS_2_0ADTG_LIN/T3_0 79 POMS-SCS_2_0ADTG_LIN/T3_0 70 NS-SCS_2_0ADTG_LIN/T3_0 70 NS-SCS_2_0ADTG_LIN/T3_0 71 NOA.P136 72 RSTX 73 VSS 74 C 75 POMS-SCS_2_0ADTG_LIN/T3_0 76 POMS-SCS_2_0ADTG_LIN/T3_0 77 POMS-SCS_2_0ADTG_LIN/T3_0 78 POMS-SCS_2_0ADTG_LIN/T3_0 79 POMS-SCS_2_0ADTG_LIN/T3_0 70 NS-SCS_2_0ADTG_LIN/T3_0 70 NS-SCS_2_0ADTG_LIN/T3_0 71 NOA.P136 72 POMS-SCS_2_0ADTG_LIN/T3_0 73 POMS-SCS_2_0ADTG_LIN/T3_0 74 POMS-SCS_2_0ADTG_LIN/T3_0 75 POMS-SCS_2_0ADTG_LIN/T3_0 76 POMS-SCS_2_0ADTG_LIN/T3_0 77 POMS-SCS_2_0ADTG_LIN/T3_0 78 POMS-SCS_2_0ADTG_LIN/T3_0 79 POMS-SCS_2_0ADTG_LIN/T3_0 70 NS-SCS_2_0ADTG_LIN/T3_0 70 NS-SCS_2_0ADTG_LIN/T3_0 71 NS-SCS_SCS_SCS_SCS_SCS_SCS_SCS_SCS_SCS_SC
14	■Pin Assignment MB91F52xD	The following note added on the bottom left of Figure.  * In a single clock product, pin 71 and pin 72 are the general-purpose ports.



Page	Section	Change Results							
		A List of "Pin Description" modified.							
		(Error) Pin no. Pin							
		64	80	100	170	Name			
		64	00	100	120	144	176	P002	
								D18	
		-	-	-	113	133	161	SCK1_0	
								TIOB0_1	
								P003	
								D19	
		-	76	96	114	134	162	SIN2_0	
								TIOB1_1	
								INT3_0	
						135	163	P004	
		-	-	-	-			D20	
						-	164	SOT2_0 P164	
		-	-	-	-			PPG32_1	
	■PIN Description							P005	
		61	77			115 136		D21	
				97	115		165	SCK2_0	
34, 35								ADTG0_1	
04, 00	ar in Bescription							INT7_1	
								(RX2(64))	
		-	_	_	-	-	166	P165	
							100	PPG33_1	
		62	78	98	- 117			P006 D22	
						137		SCS2_0	
							167	ADTG1_1	
								INT2_1	
								(TX2(64))	
						400	400	P007	
						138	168	D23	
			_	-			160	P166	
			-		•	-	169	PPG34_1	
		-	-	_	118	139	170	P010	
					-		-	D24	
								P011 WOT	
			_		_			D25	
		63	79	99	119	140	171	SOT2_1	
								TIOA0 0	
								INT3_1	



Page	Section	Change Results						
		(Continued) (Correct)						
				Pin	no.			Pin
		64	80	100	120	144	176	Name
								P002
			_	_	113 <sup>*1</sup>	133	161	D18 <sup>*5</sup>
					110	100	101	SCK1_0
								TIOB0_1
								P003 D19 <sup>*3, *4, *5</sup>
			76 <sup>*1</sup>	96 *1	114 *1	134	162	SIN2_0
			70	90	114	104	102	TIOB1_1
								INT3_0
								P004
		-	-	-	-	135	163	D20
								SOT2_0
		_	-	-	-	-	164	P164
								PPG32_1 P005
								D21 *2, *3, *4, *5
	■PIN Description							SCK2 0 <sup>*2</sup>
		61 *1	77 *1	97 *1	115 <sup>*1</sup>	136 *1	165 <sup>*1</sup>	ADTG0_1
								INT7 1
34, 35								RX2(64) **7**********************************
							400	P165
		-	-	-	-	-	166	PPG33_1
								P006
								D22 *2, *3, *4, *5
		62 *1	78 <sup>*1</sup>	98 *1	116 *1	127*1	167*1	SCS2_0 <sup>*2</sup>
		02	70	98	116	137 *1	167 *1	ADTG1_1 INT2_1
								TX2(64) *4, *5, *6,
								*7
			_	_	117 *1	138	168	P007
						100	100	D23 <sup>*5</sup>
			-	_	_	-	169	P166
								PPG34_1 P010
		-	-	-	118 *1	139	170	D24 <sup>*5</sup>
								P011
								WOT D25 *2, *3, *4, *5
		63 *1	79 <sup>*1</sup>	99 *1	119 <sup>*1</sup>	140	171	D25 -, -, -, -, -, -, -, -, -, -, -, -, -,
								SOT2_1 <sup>*2</sup> TIOA0_0 <sup>*2,*3,*4</sup>
								INT3_1
			I	I	1	I	I	



Page	Section	Change Results
131	■Interrupt Vector Table	"42" is deleted as shown below from the interrupt factor in Interrupt vector 120pin.  (Error)  PPG2/3/12/13/22 /23/32/33/42/43  16-bit free-run timer 2 (0 detection) / (compare clear)  (Correct)  PPG2/3/12/13/22 /23/32/33/43  16-bit free-run timer 2 (0 detection) / (compare clear)  41 29 ICR 358 H 000F FF58 H 25 H 000F FF58 H 25 H
133	■Interrupt Vector Table	The interrupt factor in Interrupt vector 120pin modified as follows:  (Error)  Base timer 1 IRQ0 Base timer 1 IRQ1  (Correct)  Base timer 1 IRQ0 Base timer 1 IRQ1
133	■Interrupt Vector Table	The following sentence deleted from Interrupt vector 120pins.  (Error)  *5: It does not support the DMA transfer by the interrupt because of the RAM ECC bit error.



# Sales, Solutions, and Legal Information

# **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

**Products** 

ARM® Cortex® Microcontrollers cypress.com/arm

Automotive cypress.com/automotive

Clocks & Buffers cypress.com/clocks

Interface cypress.com/interface

Lighting & Power Control cypress.com/powerpsoc

Memory cypress.com/memory

PSoC cypress.com/psoc

Touch Sensing cypress.com/touch

USB Controllers cypress.com/usb

Wireless/RF cypress.com/wireless

**PSoC® Solutions** 

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

**Cypress Developer Community** 

Community | Forums | Blogs | Video | Training | Components

Technical Support cypress.com/support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries

© Cypress Semiconductor Corporation, 2014-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-04662 Rev. \*D June 23, 2016 Page 289 of 289