



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	56
Program Memory Size	320KB (320K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	56K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x12b; D/A 1x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f522dscpmc-gte2

- D/A converter (R-2R type)
 - 8-bit resolution : 2ch
- External interrupt input: 8 channels × 2 units total
16 channels
 - Level ("H" / "L"), or edge detection (rising or falling) enabled
- Multi-function serial communication (built-in transmission/reception FIFO memory) : Max.12 channels
 - 5V tolerant input: 4 channels ch.6, ch.8, ch.9, ch.11
CMOS hysteresis input
< UART (Asynchronous serial interface) >
 - Full-duplex double buffering system, 64-step transmission FIFO memory, 64-step reception FIFO memory
 - Parity or no parity is selectable.
 - Built-in dedicated baud rate generator
 - An external clock can be used as the transfer clock
 - Parity, frame, and overrun error detection functions provided
 - DMA transfer support
<CSIO (Synchronous serial interface) >
 - Full-duplex double buffering system, 64-step transmission FIFO memory, 64-step reception FIFO memory
 - SPI supported; master and slave systems supported; 5 to 16, 20, 24, 32-bit data length can be set.
 - Built-in dedicated baud rate generator (Master operation)
 - An external clock can be entered. (Slave operation)
 - Overrun error detection function is provided
 - DMA transfer support
 - Serial chip select SPI function
<LIN (Asynchronous Serial Interface for LIN) >
 - Full-duplex double buffering system, 64-step transmission FIFO memory, 64-step reception FIFO memory
 - LIN protocol revision 2.1 supported
 - Master and slave systems supported
 - Framing error and overrun error detection
 - LIN synch break generation and detection; LIN synch delimiter generation
 - Built-in dedicated baud rate generator
 - An external clock can be adjusted by the reload counter
 - DMA transfer support
 - Hard assist function
< I²C >
 - 2 channels ch.3 , ch.4 Standard mode/fast mode supported.
 - 6 channels ch.5 to ch.8, ch.10, ch.11 Standard mode supported.
 - Full-duplex double buffering system, 64-step transmission FIFO memory, 64-step reception FIFO memory
 - Standard mode (Max. 100kbps) / fast mode (Max. 400kbps) supported
 - DMA transfer supported (for transmission only)
- CAN Controller (CAN) : 3 channels
 - Transfer speed : Up to 1Mbps
 - 128-transmission/reception message buffering : 1 channel (ch.0),

64-transmission/reception message buffering :
2 channels (ch.1 and ch.2)

- PPG: 16-bit × Max. 48 channels
 - LED drive output 4 channels 11ch to 14ch
 - Reload timer : 16-bit × Max.8 channels
 - Free-run timer :
 - 16-bit × 3 channels
 - 32-bit × Max 3 channels
- Input capture :
 - 16-bit × 4 channels (linked to the free-run timer)
 - 32-bit × Max 6 channels (linked to the free-run timer)
- Output compare :
 - 16-bit × 6 channels (linked to the free-run timer)
 - 32-bit × Max 6 channels (linked to the free-run timer)
- Waveform generator : 6 channels
- Up/Down counter
 - 8/16-bit Up/Down counter × 2 channels
- Real-time clock (RTC) (for day, hours, minutes, seconds)
 - Main or sub oscillation frequency can be selected for the operation clock
- Calibration: Real-time clock (RTC) of the subclock drive
 - The main clock to sub clock ratio can be corrected by setting the real-time clock prescaler
- Clock Supervisor
 - Monitoring abnormality (by damaged quartz, etc.) of suboscillation (32kHz) (dual clock products) of the outside and main oscillation (4 MHz)
 - When abnormality is detected, it switches to the CR clock.
 - Initial value ON/OFF can be selected by the part number.
- Base timer : Max.2 channels
 - 16-bit timer
 - Any of four PWM/PPG/PWC/reload timer functions can be selected and used
 - As for the PWC function and the reload timer function, a pair of 16-bit timers can be used as one 32-bit timer in the cascade mode
- CRC generation
- Watchdog timer
 - Hardware watchdog
 - Software watchdog (possible to set the valid range for counter clearing)
- NMI (non-maskable interrupt)
- Interrupt controller
- Interrupt request batch read
 - The interrupt existence from two or more peripherals can be read by a series of register.
- I/O relocation
 - Peripheral function pins can be reassigned.
- Low-power consumption mode
 - Sleep / Stop / Watch / Sub RUN mode
 - Stop (power shutdown) / Watch (power shutdown) mode

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
000120 _H	OCCP6 [R/W] W 00000000 00000000 00000000 00000000				Output Compare 6,7 32-bit OCU	
000124 _H	OCCP7 [R/W] W 00000000 00000000 00000000 00000000					
000128 _H	—	—	OCSH67 [R/W] B,H,W ---0--00	OCSL67 [R/W] B,H,W 0000--00		
00012C _H	OCCP8 [R/W] W 00000000 00000000 00000000 00000000					
000130 _H	OCCP9 [R/W] W 00000000 00000000 00000000 00000000				Output Compare 8,9 32-bit OCU	
000134 _H	—	—	OCSH89 [R/W] B,H,W ---0--00	OCSL89 [R/W] B,H,W 0000--00		
000138 _H to 0001B4 _H	—	—	—	—		
0001B8 _H	EPFR64 [R/W] B,H,W ----00-	EPFR65 [R/W] B,H,W 0000-000	EPFR66 [R/W] B,H,W --000000	EPFR67 [R/W] B,H,W ----0000		
0001BC _H	EPFR68 [R/W] B,H,W ----0000	EPFR69 [R/W] B,H,W ----0000	EPFR70 [R/W] B,H,W ---00000	EPFR71 [R/W] B,H,W -0-0-0-0	Extended port function register	
0001C0 _H	EPFR72 [R/W] B,H,W 000000-0	EPFR73 [R/W] B,H,W 00000000	EPFR74 [R/W] B,H,W 00000000	EPFR75 [R/W] B,H,W 00000000		
0001C4 _H	EPFR76 [R/W] B,H,W 00000000	EPFR77 [R/W] B,H,W -000000	EPFR78 [R/W] B,H,W ----00	EPFR79 [R/W] B,H,W 00000000		
0001C8 _H	EPFR80 [R/W] B,H,W ---00000	EPFR81 [R/W] B,H,W 00000000	EPFR82 [R/W] B,H,W 00000000	EPFR83 [R/W] B,H,W -0000000		
0001CC _H	EPFR84 [R/W] B,H,W 00000000	EPFR85 [R/W] B,H,W --000000	EPFR86 [R/W] B,H,W ---00000	EPFR87 [R/W] B,H,W ----00		
0001D0 _H	EPFR88 [R/W] B,H,W -----0	—	—	—		
0001D4 _H	—	—	—	—		
0001D8 _H	TMRLRA4 [R/W] H XXXXXXXX XXXXXXXX		TMR4 [R] H XXXXXXXX XXXXXXXX		Reload Timer 4	
0001DC _H	TMRLRB4 [R/W] H XXXXXXXX XXXXXXXX		TMCSR4 [R/W] B, H,W 00000000 0-000000			
0001E0 _H to 0001EC _H	—	—	—	—	Reserved	
0001F0 _H	TMRLRA5 [R/W] H XXXXXXXX XXXXXXXX		TMR5 [R] H XXXXXXXX XXXXXXXX		Reload Timer 5	
0001F4 _H	TMRLRB5 [R/W] H XXXXXXXX XXXXXXXX		TMCSR5 [R/W] B, H,W 00000000 0-000000			

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
00049C _H	IORR12 [R/W] B,H,W -0000000	IORR13 [R/W] B,H,W -0000000	IORR14 [R/W] B,H,W -0000000	IORR15 [R/W] B,H,W -0000000	DMA request by peripheral [S]	
0004A0 _H	—	—	—	—	Reserved	
0004A4 _H	CANPRE [R/W] B,H,W ---00000	—	—	—	CAN prescaler	
0004A8 _H	—	—	CSCFG[R/W]B,H,W ---0---	CMCFG[R/W]B,H,W 00000000	Clock monitor control register	
0004AC _H	ADERH0[R/W] B,H 11111111 11111111		ADERL0[R/W] B,H 11111111 11111111		Analog input control register 0	
0004B0 _H	—		ADERL1[R/W] B,H 11111111 11111111		Analog input control register 1	
0004B4 _H	—	—	—	—	Reserved	
0004B8 _H	CUCR0 [R/W] B,H,W -----0--00		CUTD0 [R/W] B,H,W 10000000 00000000		RTC/WDT1 calibration	
0004BC _H	CUTR0 [R] B,H,W ----- 00000000 00000000 00000000					
0004C0 _H	—	—	—	—		
0004C4 _H	CUCR1 [R/W] B,H,W -----0--00		CUTD1 [R/W] B,H,W 11000011 01010000			
0004C8 _H	CUTR1 [R] B,H,W ----- 00000000 00000000 00000000					
0004CC _H to 00050C _H	—	—	—	—	Reserved	
000510 _H	CSELR [R/W] B,H,W 001---00	CMONR [R] B,H,W 001---00	MTMCR [R/W] B,H,W 00001111	STMCR [R/W] B,H,W 0000-111	Clock Control [S]	
000514 _H	PLLCR [R/W] B,H,W ----- 11110000		CSTBR [R/W] B,H,W -0000000	PTMCR [R/W] B,H,W 00-----		
000518 _H	—	—	CPUAR [R/W] B,H,W 0---XXX	—		
00051C _H	—	—	—	—	Reset Control [S]	
000520 _H	CCPSSELR [R/W] B,H,W -----0	—	—	CCPSDIVR [R/W] B,H,W -000-000	Clock Control 2 [S]	
000524 _H	—	CCPLLFBR [R/W] B,H,W -0000000	CCSSFBR0 [R/W] B,H,W --000000	CCSSFBR1 [R/W] B,H,W ---00000		
000528 _H	—	CCSSCCR0 [R/W] B,H,W ----0000	CCSSCCR1 [R/W] H,W 000-----			

Address	Address offset value / Register name				Block				
	+0	+1	+2	+3					
000CA0 _H	DCCR10 [R/W] W 0----000 --00--00 00000000 0-000000								
000CA4 _H	DCSR10 [R/W] H 0-----000		DTCR10 [R/W] H 00000000 00000000						
000CA8 _H	DSAR10 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CAC _H	DDAR10 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CB0 _H	DCCR11 [R/W] W 0----000 --00--00 00000000 0-000000								
000CB4 _H	DCSR11 [R/W] H 0-----000		DTCR11 [R/W] H 00000000 00000000						
000CB8 _H	DSAR11 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CBC _H	DDAR11 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CC0 _H	DCCR12 [R/W] W 0----000 --00--00 00000000 0-000000								
000CC4 _H	DCSR12 [R/W] H 0-----000		DTCR12 [R/W] H 00000000 00000000		DMA Controller [S]				
000CC8 _H	DSAR12 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CCC _H	DDAR12 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CD0 _H	DCCR13 [R/W] W 0----000 --00--00 00000000 0-000000								
000CD4 _H	DCSR13 [R/W] H 0-----000		DTCR13 [R/W] H 00000000 00000000						
000CD8 _H	DSAR13 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CDC _H	DDAR13 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CE0 _H	DCCR14 [R/W] W 0----000 --00--00 00000000 0-000000								
000CE4 _H	DCSR14 [R/W] H 0-----000		DTCR14 [R/W] H 00000000 00000000						
000CE8 _H	DSAR14 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CEC _H	DDAR14 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
001434 _H	ADRCCS24[R/W] B,H,W 00000000	ADRCCS25[R/W] B,H,W 00000000	ADRCCS26[R/W] B,H,W 00000000	ADRCCS27[R/W] B,H,W 00000000	12-bit A/D converter 1/2 unit	
001438 _H	ADRCCS28[R/W] B,H,W 00000000	ADRCCS29[R/W] B,H,W 00000000	ADRCCS30[R/W] B,H,W 00000000	ADRCCS31[R/W] B,H,W 00000000		
00143C _H	ADRCOT0[R] B,H,W 00000000 00000000 00000000 00000000					
001440 _H	ADRCIF0[R,W] B,H,W 00000000 00000000 00000000 00000000					
001444 _H	ADSCANS0[R/W] B,H,W 000----	—	—	—		
001448 _H	ADNCS0[R/W] B,H,W 0-000-00	ADNCS1[R/W] B,H,W 0-000-00	ADNCS2[R/W] B,H,W 0-000-00	ADNCS3[R/W] B,H,W 0-000-00		
00144C _H	ADNCS4[R/W] B,H,W 0-000-00	ADNCS5[R/W] B,H,W 0-000-00	ADNCS6[R/W] B,H,W 0-000-00	ADNCS7[R/W] B,H,W 0-000-00		
001450 _H	ADNCS8[R/W] B,H,W 0-000-00	ADNCS9[R/W] B,H,W 0-000-00	ADNCS10[R/W] B,H,W 0-000-00	ADNCS11[R/W] B,H,W 0-000-00		
001454 _H	ADNCS12[R/W] B,H,W 0-000-00	ADNCS13[R/W] B,H,W 0-000-00	ADNCS14[R/W] B,H,W 0-000-00	ADNCS15[R/W] B,H,W 0-000-00		
001458 _H	ADPRTF0[R] B,H,W 00000000 00000000 00000000 00000000					
00145C _H	ADEOCF0[R] B,H,W 11111111 11111111 11111111 11111111					
001460 _H	ADCS0[R] B,H,W 0-----		ADCH0[R] B,H,W ---00000	ADMD0[R/W] B,H,W 0---0000	12-bit A/D converter 2/2 unit	
001464 _H	ADSTPCS0[R/W] B,H,W 00000000	ADSTPCS1[R/W] B,H,W 00000000	ADSTPCS2[R/W] B,H,W 00000000	ADSTPCS3[R/W] B,H,W 00000000		
001468 _H	ADSTPCS4[R/W] B,H,W 00000000	ADSTPCS5[R/W] B,H,W 00000000	ADSTPCS6[R/W] B,H,W 00000000	ADSTPCS7[R/W] B,H,W 00000000		
00146C _H	—					
001470 _H	ADTSS1[R/W] B,H,W -----0	—	—	—		
001474 _H	ADTSE1[R/W] B,H,W ----- 00000000 00000000					
001478 _H	ADCOMP32/ADCOMPB32[R/W] H,W 00000000 00000000		ADCOMP33/ADCOMPB33[R/W] H,W 00000000 00000000			

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001BCC _H	PTPC21 [R/W] H,W 00000000 00000000	—	—	—	PPG21
001BD0 _H	PCN22 [R/W] B,H,W 00000000 000000-0	PCSR22 [W] H,W XXXXXXXX XXXXXXXX	PTMR22 [R] H,W 11111111 11111111	PSDR22 [R/W] H,W 00000000 00000000	PPG22
001BD4 _H	PDUT22 [W] H,W XXXXXXXX XXXXXXXX				
001BD8 _H	PCN222 [R/W] B,H,W --000000 ----110				
001BDC _H	PTPC22 [R/W] H,W 00000000 00000000	—	—		
001BE0 _H	PCN23 [R/W] B,H,W 00000000 000000-0	PCSR23 [W] H,W XXXXXXXX XXXXXXXX	PTMR23 [R] H,W 11111111 11111111	PSDR23 [R/W] H,W 00000000 00000000	PPG23
001BE4 _H	PDUT23 [W] H,W XXXXXXXX XXXXXXXX				
001BE8 _H	PCN223 [R/W] B,H,W --000000 ----110				
001BEC _H	PTPC23 [R/W] H,W 00000000 00000000	—	—		
001BF0 _H	PCN24 [R/W] B,H,W 00000000 000000-0	PCSR24 [W] H,W XXXXXXXX XXXXXXXX	PTMR24 [R] H,W 11111111 11111111	PSDR24 [R/W] H,W 00000000 00000000	PPG24
001BF4 _H	PDUT24 [W] H,W XXXXXXXX XXXXXXXX				
001BF8 _H	PCN224 [R/W] B,H,W --000000 ----110				
001BFC _H	PTPC24 [R/W] H,W 00000000 00000000	—	—		
001C00 _H	PCN25 [R/W] B,H,W 00000000 000000-0	PCSR25 [W] H,W XXXXXXXX XXXXXXXX	PTMR25 [R] H,W 11111111 11111111	PSDR25 [R/W] H,W 00000000 00000000	PPG25
001C04 _H	PDUT25 [W] H,W XXXXXXXX XXXXXXXX				
001C08 _H	PCN225 [R/W] B,H,W --000000 ----110				
001C0C _H	PTPC25 [R/W] H,W 00000000 00000000	—	—		
001C10 _H	PCN26 [R/W] B,H,W 00000000 000000-0	PCSR26 [W] H,W XXXXXXXX XXXXXXXX	PTMR26 [R] H,W 11111111 11111111	PSDR26 [R/W] H,W 00000000 00000000	PPG26
001C14 _H	PDUT26 [W] H,W XXXXXXXX XXXXXXXX				
001C18 _H	PCN226 [R/W] B,H,W --000000 ----110				
001C1C _H	PTPC26 [R/W] H,W 00000000 00000000	—	—		
001C20 _H	PCN27 [R/W] B,H,W 00000000 000000-0	PCSR27 [W] H,W XXXXXXXX XXXXXXXX	PPG27	PSDR27 [R/W] H,W 00000000 00000000	PPG27

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexa decimal				
32-bit ICU5 (fetching/measurement)						
A/D converter	57	39	ICR41	318 _H	000FFF18 _H	41
32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/47						
32-bit OCU 6/7/10/11 (match)	58	3A	ICR42	314 _H	000FFF14 _H	42
32-bit OCU8/9 (match)	59	3B	ICR43	310 _H	000FFF10 _H	43
Base timer 0 IRQ0						
Base timer 0 IRQ1	60	3C	ICR44	30C _H	000FFF0C _H	44
Base timer 1 IRQ0						
Base timer 1 IRQ1						
-						
-						
DMAC 0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304 _H	000FFF04 _H	-
Delay interrupt	63	3F	ICR47	300 _H	000FFF00 _H	-
System reserved (Used for REALOS)	64	40	-	2FC _H	000FFEFC _H	-
System reserved (Used for REALOS)	65	41	-	2F8 _H	000FFEF8 _H	-
Used with the INT instruction	66	42		2F4 _H	000FFEF4 _H	-
			-			-
	255	FF		000 _H	000FFC00 _H	

Note: It does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

*1: It does not support a DMA transfer by the status of the multi-function serial interface and I²C reception.

*2: Reload timer ch.4 to ch.7 do not support a DMA transfer by the interrupt.

*3: PPG ch.24 to ch.47 do not support a DMA transfer by the interrupt.

*4: The clock calibration unit does not support a DMA transfer by the interrupt.

*5: 32-bit Free-run timer ch.3, ch.4 and ch.5 do not support a DMA transfer by the interrupt.

*6: There is no resource corresponding to the interrupt level.

*7: It does not support a DMA transfer by the external low-voltage detection interrupt.

(T_A : -40°C to +125°C, $V_{CC} = AV_{CC} = 5.0V \pm 10\% / 3.3V \pm 0.3V$, $V_{SS} = AV_{SS} = 0.0V$)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I _{CC5}	V _{CC}	Operating frequency $F_{CP}=80MHz$, $F_{CPP}=40MHz$, at normal operation	-	60	102	mA	
			Operating frequency $F_{CP}=80MHz$, $F_{CPP}=40MHz$, at Flash write	-	70	115	mA	
			Operating frequency $F_{CP}=80MHz$, $F_{CPP}=40MHz$, at Flash erase	-	70	115	mA	
			Operating frequency $F_{CP}=64MHz$, $F_{CPP}=32MHz$, at normal operation	-	54	92	mA	
			Operating frequency $F_{CP}=64MHz$, $F_{CPP}=32MHz$, at Flash write	-	64	105	mA	
			Operating frequency $F_{CP}=64MHz$, $F_{CPP}=32MHz$, at Flash erase	-	64	105	mA	
			Operating frequency $F_{CP}=48MHz$, $F_{CPP}=24MHz$, at normal operation	-	46	82	mA	
			Operating frequency $F_{CP}=48MHz$, $F_{CPP}=24MHz$, at Flash write	-	56	95	mA	
			Operating frequency $F_{CP}=48MHz$, $F_{CPP}=24MHz$, at Flash erase	-	56	95	mA	
	I _{CCS5}		Operating frequency $F_{CP}=80MHz$, $F_{CPP}=40MHz$, at CPU sleep mode	-	45	82	mA	
	I _{CCBS5}		Operating frequency $F_{CP}=80MHz$, $F_{CPP}=40MHz$, at bus sleep mode	-	23	72	mA	
Power supply current	I _{CC5}	V _{CC}	Watch mode	When using crystal 4MHz $T_A=+25^\circ C^*$	-	1500	2610	μA
				When using built-in CR clock 50kHz $T_A=+25^\circ C^*$	-	450	2000	
				When using sub clock 32kHz $T_A=+25^\circ C^*$	-	460	2000	
	I _{CC5}		Stop mode	$T_A=+25^\circ C^*$	-	450	2000	μA
	I _{CC52}		Watch mode (power off)	When using crystal 4MHz $T_A=+25^\circ C^*$	-	1100	1300	μA
				When using built-in CR clock 50kHz, $T_A=+25^\circ C^*$	-	77	267	
				When using sub clock 32kHz $T_A=+25^\circ C^*$	-	100	285	
	I _{CC52}		Stop mode (power off)	$T_A=+25^\circ C^*$	-	74	265	μA
								Backup RAM 8KB retention

(T_A : -40°C to +125°C, $V_{CC} = AV_{CC} = 5.0V \pm 10\%$ / $V_{CC} = AV_{CC} = 3.3V \pm 0.3V$, $V_{SS} = AV_{SS} = 0.0V$)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Input leak current	I_{IL}	All input pins	$V_{CC} = AV_{CC} = 5.5V$ $V_{SS} < V_I < V_{CC}$	-5	-	5	μA	
Input capacitance 1	C_{IN1}	Other than VCC,VSS, AVCC, AVSS, C	-	-	5	15	pF	
Pull-up resistance	R_{UP1}	RSTX, NMIX	$V_{CC} = 5.0V \pm 10\%$	25	-	100	$k\Omega$	
			$V_{CC} = 3.3V \pm 0.3V$	45	-	140		
	R_{UP2}	P073,074 076,077	$V_{CC} = 5.0V \pm 10\%$	25	-	60		
			$V_{CC} = 3.3V \pm 0.3V$	33	-	90		
	R_{UP3}	Port pin other than P035, 041,073,074, 076,077,093, 122	$V_{CC} = 5.0V \pm 10\%$	25	-	100	$k\Omega$	
			$V_{CC} = 3.3V \pm 0.3V$	45	-	140		
“H” level output voltage	V_{OH1}	Normal output pin	$V_{CC} = 4.5V$ $I_{OH} = -4.0mA$	V_{CC} -0.5	-	V_{CC}	V	
			$V_{CC} = 3.0V$ $I_{OH} = -2.0mA$					
	V_{OH2}	P073,074,076, 077	$V_{CC} = 4.5V$ $I_{OH} = -3.0mA$	V_{CC} -0.5	-	V_{CC}	V	I^2C pin output
	V_{OH3}	P103 to 106	$V_{CC} = 4.5V$ $I_{OH} = -12.0mA$	V_{CC} -0.5	-	V_{CC}	V	
			$V_{CC} = 3.0V$ $I_{OH} = -8.0mA$					
“L” level output voltage	V_{OL1}	Normal output pin	$V_{CC} = 4.5V$ $I_{OL} = 4.0mA$	0	-	0.4	V	
			$V_{CC} = 3.0V$ $I_{OL} = 2.0mA$					
	V_{OL2}	P073,074,076, 077	$V_{CC} = 4.5V$ $I_{OL} = 3.0mA$	0	-	0.4	V	I^2C pin output
	V_{OL3}	P103 to 106	$V_{CC} = 4.5V$ $I_{OL} = 12.0mA$	0	-	0.4	V	
			$V_{CC} = 3.0V$ $I_{OL} = 8.0mA$					

(4-1-2) Bit setting: SMR: MD2=0, SMR: MD1=1, SMR : MD0=0, SMR: SCINV=1, SCR:SPI=0

(TA: -40°C to +125°C, V_{CC}=AV_{CC}=5.0V ± 10%/V_{CC}=AV_{CC}=3.3V±0.3V, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
				Min	Max			
Serial clock cycle time	t _{SCYC}	SCK0 to SCK11	-	4t _{CPP}	-	ns	Internal shift clock mode output pin : C _L =50pF	
SCK ↑ → SOT delay time	t _{SHOVI}	SCK0 to SCK2, SCK5 to SCK11 SOT0 to SOT2, SOT5 to SOT11		-30	30	ns		
		SCK3 , SCK4 SOT3 , SOT4		-300	300	ns		
Valid SIN → SCK ↓ setup time	t _{IVSLI}	SCK0 to SCK2, SCK5 to SCK11 SIN0 to SIN2, SIN5 to SIN11		34	-	ns		
		SCK3 , SCK4 SIN3, SIN4		300	-	ns		
SCK ↓ → Valid SIN hold time	t _{SLIXI}	SCK0 to SCK11 SIN0 to SIN11		0	-	ns		
Serial clock "H"pulse width	t _{SHSL}	SCK0 to SCK11	-	t _{CPP} +10	-	ns	External shift clock mode output pin: C _L =50pF	
Serial clock "L" pulse width	t _{SLSH}			2t _{CPP} -10	-	ns		
SCK ↑ → SOT delay time	t _{SHOVE}	SCK0 to SCK2, SCK5 to SCK11 SOT0 to SOT2, SOT5 to SOT11		-	33	ns		
		SCK3 , SCK4 SOT3 , SOT4		-	300	ns		
Valid SIN → SCK ↓ setup time	t _{IVSLE}	SCK0 to SCK11 SIN0 to SIN11		10	-	ns		
SCK ↓ → Valid SIN hold time	t _{SLIXE}			20	-	ns		
SCK fall time	t _F	SCK0 to SCK11	-	-	5	ns		
SCK rise time	t _R	SCK0 to SCK11		-	5	ns		


Notes:

AC characteristic in CLK synchronized mode.

C_L is the load capacitance applied to pins during testing.

The maximum baud rate is limited by internal operation clock used and other parameters. Please use ch.3 and ch.4 with maximum baud rate 400kbps or less.

See Hardware Manual for details.



When Serial chip select is used , Serial clock output mark level "H",
Serial chip select Inactive level "L"
Internal shift clock mode , Example of switching clock by round operation (x,y=0,1,2,3)

A/D Converter

(1) 12-bit A/D Converter Electrical Characteristics

(T_A: -40°C to +125°C, V_{CC}=AV_{CC}=5.0V ± 10%/V_{CC}=AV_{CC}=3.3V±0.3V, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	12	bit	
Total error	-	-	-	-	±12	LSB	
Linearity error	-	-	-	-	± 4.0	LSB	
Differential linearity error	-	-	-	-	± 1.9	LSB	
Zero transition voltage	V _{OT}	AN0 to AN47	AVRL-11.5LSB	-	AVRL+12.5LSB	V	1LSB=(V _{FST} -V _{OT})/4094
Full-scale transition voltage	V _{FST}	AN0 to AN47	AVRH-13.5LSB	-	AVRH+10.5LSB	V	
Sampling time	t _{SMP}	-	0.7	-	-	μs	*1
Compare time	t _{CMP}	-	0.7	-	-	μs	*1
A/D conversion time	t _{CNV}	-	1.4	-	-	μs	*1
Analog port input current	I _{AIN}	AN0 to AN47	-1.0	-	+1.0	μA	V _{AVSS} ≤ V _{AIN} ≤ V _{AVCC}
Analog input voltage	V _{AIN}	AN0 to AN47	AVRL	-	AVRH	V	
Reference voltage	AVRH	AVRH	3.0	-	5.5	V	
	AVRL	AVSS/AVRL	-	0.0	-	V	
Power supply current	I _A	AVCC* ³	-	0.47	0.63	mA	Per unit T _A : +105°C
	I _{AH}		-	0.47	0.7	mA	Per unit T _A : +125°C
	I _R	AVRH	-	-	2.5	μA	*2
	I _{RH}		-	1	1.96	mA	Per unit
Variation between channels	-	AN0 to AN47	-	-	4	LSB	

*1: Time for each channel.

*2: Power supply current (V_{CC} = AV_{CC} = 5.0 V) is specified if A/D converter is not operating and CPU is stopped.

*3: The power supply current described only current value on A/D converter.

The total AVcc current value must be calculated the power supply current for A/D converter and D/A converter.


(Note) Please use the clock of 0.5MHz-20MHz for the output clock of A/D converter to guarantee accuracy.

(2) Definition of A/D Converter Terms

Resolution : Analog variation that is recognized by an A/D converter.

Linearity error : Deviation of the actual conversion characteristics from a straight line that connects the zero transition point ("0000 0000 0000" → "0000 0000 0001") to the full-scale transition point ("1111 1111 1110" → "1111 1111 1111").

Differential linearity error : Deviation of the input voltage from the ideal value that is required to change the output code by LSB.



Flash memory

(1) Electrical Characteristics

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Sector erase time	–	200	800	ms	8 Kbytes sector ^{*1} , excluding internal preprogramming time
	–	300	1100	ms	8 Kbytes sector ^{*1} , including internal preprogramming time
	–	400	2000	ms	64 Kbytes sector ^{*1} , excluding internal preprogramming time
	–	700	3700	ms	64 Kbytes sector ^{*1} , including internal preprogramming time
8-bit writing time	–	9	288	μs	Exclusive of overhead time at system level ^{*1}
16-bit writing time	–	12	384	μs	Exclusive of overhead time at system level ^{*1}
ECC writing time	–	9	288	μs	Exclusive of overhead time at system level ^{*1}
Erase cycle ^{*2} / Data retain time	1,000 cycles/ 20 years, 10,000 cycles/ 10 years, 100,000 cycles/ 5 years	–	–	–	Average T _A =+85°C ^{*3}

*1: The guaranteed value for erasure up to 100,000 cycles.

*2: Number of erase cycles for each sector.

*3: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).

(2) Notes

While the Flash memory is written or erased, shutdown of the external power (Vcc) is prohibited.

In the application system where Vcc might be shut down while writing or erasing, be sure to turn the power off by using an external voltage detection function.

To put it concretely, after the external power supply voltage falls below the detection voltage (V_{DL}), hold Vcc at 2.7V or more within the duration calculated by the following expression:

$$T_d^*[\mu s] + (\text{period of PCLK } [\mu s] \times 257) + 50 [\mu s]$$

*: See "4.AC Characteristics (8) Low-voltage detection (External low-voltage detection)"

Part number	Sub clock	CSV Initial value	LVD Initial value	Package ^{*2}
MB91F526DWBPMC	Yes	ON	ON	LQH • 80 pin, Plastic
MB91F526DYBPMC			OFF	
MB91F526DJBPMC		OFF	ON	
MB91F526DLBPMC			OFF	
MB91F525DWBPMC		ON	ON	
MB91F525DYBPMC			OFF	
MB91F525DJBPMC		OFF	ON	
MB91F525DLBPMC			OFF	
MB91F524DWBPMC		ON	ON	
MB91F524DYBPMC			OFF	
MB91F524DJBPMC		OFF	ON	
MB91F524DLBPMC			OFF	
MB91F523DWBPMC		ON	ON	
MB91F523DYBPMC			OFF	
MB91F523DJBPMC		OFF	ON	
MB91F523DLBPMC			OFF	
MB91F522DWBPMC	None	ON	ON	
MB91F522DYBPMC			OFF	
MB91F522DJBPMC		OFF	ON	
MB91F522DLBPMC			OFF	
MB91F526DSBPMC		ON	ON	
MB91F526DUBPMC			OFF	
MB91F526DHBPMC		OFF	ON	
MB91F526DKBPMC			OFF	
MB91F525DSBPMC		ON	ON	
MB91F525DUBPMC			OFF	
MB91F525DHBPMC		OFF	ON	
MB91F525DKBPMC			OFF	
MB91F524DSBPMC		ON	ON	
MB91F524DUBPMC			OFF	
MB91F524DHBPMC		OFF	ON	
MB91F524DKBPMC			OFF	
MB91F523DSBPMC		ON	ON	
MB91F523DUBPMC			OFF	
MB91F523DHBPMC		OFF	ON	
MB91F523DKBPMC			OFF	
MB91F522DSBPMC		ON	ON	
MB91F522DUBPMC			OFF	
MB91F522DHBPMC		OFF	ON	
MB91F522DKBPMC			OFF	

Part number	Sub clock	CSV Initial value	LVD Initial value	Package ^{*2}
MB91F526WBPMC1	Yes	ON	ON	LQD • 64 pin, Plastic
MB91F526BYBPMC1			OFF	
MB91F526BJBPMC1		OFF	ON	
MB91F526BLBPMC1			OFF	
MB91F525WBPMC1		ON	ON	
MB91F525BYBPMC1			OFF	
MB91F525BJBPMC1		OFF	ON	
MB91F525BLBPMC1			OFF	
MB91F524WBPMC1		ON	ON	
MB91F524BYBPMC1			OFF	
MB91F524BJBPMC1		OFF	ON	
MB91F524BLBPMC1			OFF	
MB91F523WBPMC1		ON	ON	
MB91F523BYBPMC1			OFF	
MB91F523BJBPMC1		OFF	ON	
MB91F523BLBPMC1			OFF	
MB91F522WBPMC1	None	ON	ON	LQD • 64 pin, Plastic
MB91F522BYBPMC1			OFF	
MB91F522BJBPMC1		OFF	ON	
MB91F522BLBPMC1			OFF	
MB91F526BSBPMC1		ON	ON	
MB91F526BUBPMC1			OFF	
MB91F526BHBPMC1		OFF	ON	
MB91F526KBPMMC1			OFF	
MB91F525BSBPMC1		ON	ON	
MB91F525BUBPMC1			OFF	
MB91F525BHBPMC1		OFF	ON	
MB91F525KBPMMC1			OFF	
MB91F524BSBPMC1		ON	ON	
MB91F524BUBPMC1			OFF	
MB91F524BHBPMC1		OFF	ON	
MB91F524KBPMMC1			OFF	
MB91F523BSBPMC1		ON	ON	
MB91F523BUBPMC1			OFF	
MB91F523BHBPMC1		OFF	ON	
MB91F523KBPMMC1			OFF	
MB91F522BSBPMC1		ON	ON	
MB91F522BUBPMC1			OFF	
MB91F522BHBPMC1		OFF	ON	
MB91F522KBPMMC1			OFF	

^{*1}: It is only supported for customers who have already adopted it now. We do not recommend adopting new products.

^{*2}: For details of the package, see "■ PACKAGE DIMENSIONS".

18. Errata

This section describes the errata for the MB91520 Series. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability. Contact your local Cypress Sales Representative if you have questions.

Part Numbers Affected

Part Number
MB91F522B/D/F/J/K/L
MB91F523B/D/F/J/K/L
MB91F524B/D/F/J/K/L
MB91F525B/D/F/J/K/L
MB91F526B/D/F/J/K/L

MB91F522/3/4/5/6 Qualification Status

Product Status: Production

Errata Summary

The following table defines the errata applicability to available MB91520 Series devices.

Items	Part Number	Silicon Revision	Fix Status
[1]. Power-on Conditions is not enough in the Datasheet Specification	MB91F522B/D/F/J/K/L MB91F523B/D/F/J/K/L MB91F524B/D/F/J/K/L	B, C	Will be fixed in production silicon version D, E
[2]. Limitation for Watch mode (power off)	MB91F525B/D/F/J/K/L MB91F526B/D/F/J/K/L		

1. Power-on Conditions is not enough in the Datasheet Specification

■ Problem Definition

If the Power-On-Reset and Internal Low Voltage Detection are not generated, some port functions will not be available.

■ Parameters Affected

t_{OFF} for Power off time on Power-on Conditions

VCC Power ramp rate on Power-on Conditions

■ Trigger Condition

When the power supply voltage to the MCU has been turned off but has not reached 0 V when the power supply voltage is turned on again, MCU does not generate an internal power-on-reset signal (Power-On reset or Internal LVD reset). Then, some port functions will not be available.

If below condition (1) or (2) or (3) is satisfied, Power-On Reset (Initialization-Reset signal) is generated and no problem occurs.

- (1) The VCC voltage is less than 200 mV for 50 ms or longer (t_{OFF})
- (2) VCC Power ramp rate less than 4 mV/ μ s (dV/dt) until a voltage level for a safe Power-On detection is reached
- (3) C-pin voltage is below 60 mV when VCC is turned on again

Page	Section	Change Results
141	■ELECTRICAL CHARACTERISTICS 3.DC characteristics	Corrected the following description. Pull-up resistance R_{UP2} Port pin other than P035,041,093,122 → P073,074,076,077
141	■ELECTRICAL CHARACTERISTICS 3.DC characteristics	Corrected the value of " Pull-up resistance R_{UP2} ". $VCC=5.0V \pm 10\%$ Min 25 Max 100 →Min 25 Max 60 $VCC=3.3V \pm 0.3V$ Min 49 Max 140 →Min 33 Max 90
141	■ELECTRICAL CHARACTERISTICS 3.DC characteristics	Added the value of " Pull-up resistance R_{UP3} ". Pin name : Port pin other than P035,041,073,074,076,077,093,122 $VCC=5.0V \pm 10\%$ Min 25 Max 100 $VCC=3.3V \pm 0.3V$ Min 45 Max 140
150,152, 154,156	■ELECTRICAL CHARACTERISTICS 4. AC characteristics (4) Multi-function Serial (4-1) CSIO timing (4-1-1),(4-1-2),(4-1-3),(4-1-4)	(4-1-1),(4-1-4) $SCK \downarrow \Rightarrow$ SOT delay time t_{SLOVI} (4-1-2),(4-1-3) $SCK \uparrow \Rightarrow$ SOT delay time t_{SHOVI} Corrected the following description. Pin name: SCK0 to SCK11 SOT0 to SOT11 Value: Min -30 Max 30 ↓ Pin name: SCK0 to SCK2,SCK5 to SCK11 SOT0 to SOT2,SOT5 to SOT11 Value: Min -30 Max 30 Pin name: SCK3,SCK4 SOT3,SOT4 Value: Min -300 Max 300
150,152, 154,156	■ELECTRICAL CHARACTERISTICS 4. AC characteristics (4) Multi-function Serial (4-1) CSIO timing (4-1-1),(4-1-2),(4-1-3),(4-1-4)	(4-1-1),(4-1-4)Valid SIN \Rightarrow SCK \uparrow setup time t_{IVSHI} (4-1-2),(4-1-3)Valid SIN \Rightarrow SCK \downarrow setup time t_{IVSLI} Corrected the following description. Pin name: SCK0 to SCK11 SIN0 to SIN11 Value: Min 34 Max - ↓ Pin name: SCK0 to SCK2,SCK5 to SCK11 SIN0 to SIN2,SIN5 to SIN11 Value: Min 34 Max - Pin name: SCK3,SCK4,SIN3,SIN4 Value: Min 300 Max -
150,152, 154,156	■ELECTRICAL CHARACTERISTICS 4. AC characteristics (4) Multi-function Serial (4-1) CSIO timing (4-1-1),(4-1-2),(4-1-3),(4-1-4)	(4-1-1),(4-1-4) $SCK \downarrow \Rightarrow$ SOT delay time t_{SLOVE} (4-1-2),(4-1-3) $SCK \uparrow \Rightarrow$ SOT delay time t_{SHOVE} Corrected the following description. Pin name: SCK0 to SCK11 SOT0 to SOT11 Value: Min - Max 33 ↓ Pin name: SCK0 to SCK2,SCK5 to SCK11 SOT0 to SOT2,SOT5 to SOT11 Value: Min - Max 33 Pin name: SCK3,SCK4 SOT3,SOT4 Value: Min - Max 300

Page	Section	Change Results																																													
29	■PIN Description	A List of "Pin Description" modified. (Error) <table border="1"> <thead> <tr> <th colspan="6">Pin no.</th> <th rowspan="2">Pin Name</th> </tr> <tr> <th>64</th> <th>80</th> <th>100</th> <th>120</th> <th>144</th> <th>176</th> </tr> </thead> <tbody> <tr> <td>34</td> <td>42</td> <td>52</td> <td>62</td> <td>77</td> <td>96</td> <td>P093 TX0_1 SIN11_0 AN7 ICU4_2 PPG16_1 ICU3_0 TOT2_1</td> </tr> </tbody> </table> (Correct) <table border="1"> <thead> <tr> <th colspan="6">Pin no.</th> <th rowspan="2">Pin Name</th> </tr> <tr> <th>64</th> <th>80</th> <th>100</th> <th>120</th> <th>144</th> <th>176</th> </tr> </thead> <tbody> <tr> <td>34^{*1}</td> <td>42^{*1}</td> <td>52</td> <td>62</td> <td>77</td> <td>96</td> <td>P093 TX0_1 SIN11_0 AN7 ICU4_2 PPG16_1 ICU3_0 TOT2_1^{*2, *3}</td> </tr> </tbody> </table>						Pin no.						Pin Name	64	80	100	120	144	176	34	42	52	62	77	96	P093 TX0_1 SIN11_0 AN7 ICU4_2 PPG16_1 ICU3_0 TOT2_1	Pin no.						Pin Name	64	80	100	120	144	176	34 ^{*1}	42 ^{*1}	52	62	77	96	P093 TX0_1 SIN11_0 AN7 ICU4_2 PPG16_1 ICU3_0 TOT2_1 ^{*2, *3}
Pin no.						Pin Name																																									
64	80	100	120	144	176																																										
34	42	52	62	77	96	P093 TX0_1 SIN11_0 AN7 ICU4_2 PPG16_1 ICU3_0 TOT2_1																																									
Pin no.						Pin Name																																									
64	80	100	120	144	176																																										
34 ^{*1}	42 ^{*1}	52	62	77	96	P093 TX0_1 SIN11_0 AN7 ICU4_2 PPG16_1 ICU3_0 TOT2_1 ^{*2, *3}																																									

Page	Section	Change Results																																																																																																																																																																																																																																																																																																													
34, 35	■PIN Description	<p>A List of "Pin Description" modified.</p> <p>(Error)</p> <table border="1"> <thead> <tr> <th colspan="6">Pin no.</th> <th>Pin Name</th> </tr> <tr> <th>64</th> <th>80</th> <th>100</th> <th>120</th> <th>144</th> <th>176</th> <th></th> </tr> </thead> <tbody> <tr> <td>-</td> <td>-</td> <td>-</td> <td>113</td> <td>133</td> <td>161</td> <td>P002</td> </tr> <tr> <td>-</td> <td>76</td> <td>96</td> <td>114</td> <td>134</td> <td>162</td> <td>D18</td> </tr> <tr> <td>-</td> <td>77</td> <td>97</td> <td>115</td> <td>136</td> <td>165</td> <td>SCK1_0</td> </tr> <tr> <td>61</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>164</td> <td>TIOB0_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>135</td> <td>163</td> <td>P003</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>166</td> <td>D19</td> </tr> <tr> <td>62</td> <td>78</td> <td>98</td> <td>116</td> <td>137</td> <td>167</td> <td>SIN2_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>168</td> <td>TIOB1_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>169</td> <td>INT3_0</td> </tr> <tr> <td>63</td> <td>79</td> <td>99</td> <td>119</td> <td>140</td> <td>171</td> <td>P004</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>165</td> <td>D20</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>166</td> <td>SOT2_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>167</td> <td>P164</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>168</td> <td>PPG32_1</td> </tr> <tr> <td>61</td> <td>77</td> <td>97</td> <td>115</td> <td>136</td> <td>165</td> <td>P005</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>169</td> <td>D21</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>170</td> <td>SCK2_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>171</td> <td>ADTG0_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>172</td> <td>INT7_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>173</td> <td>(RX2(64))</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>174</td> <td>P165</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>175</td> <td>PPG33_1</td> </tr> <tr> <td>62</td> <td>78</td> <td>98</td> <td>116</td> <td>137</td> <td>176</td> <td>P006</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>177</td> <td>D22</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>178</td> <td>SCS2_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>179</td> <td>ADTG1_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>180</td> <td>INT2_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>181</td> <td>(TX2(64))</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>117</td> <td>168</td> <td>P007</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>138</td> <td>169</td> <td>D23</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>170</td> <td>P166</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>171</td> <td>PPG34_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>118</td> <td>172</td> <td>P010</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>139</td> <td>173</td> <td>D24</td> </tr> <tr> <td>63</td> <td>79</td> <td>99</td> <td>119</td> <td>140</td> <td>174</td> <td>P011</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>175</td> <td>WOT</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>176</td> <td>D25</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>177</td> <td>SOT2_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>178</td> <td>TIOA0_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>179</td> <td>INT3_1</td> </tr> </tbody> </table>	Pin no.						Pin Name	64	80	100	120	144	176		-	-	-	113	133	161	P002	-	76	96	114	134	162	D18	-	77	97	115	136	165	SCK1_0	61	-	-	-	-	164	TIOB0_1	-	-	-	-	135	163	P003	-	-	-	-	-	166	D19	62	78	98	116	137	167	SIN2_0	-	-	-	-	-	168	TIOB1_1	-	-	-	-	-	169	INT3_0	63	79	99	119	140	171	P004	-	-	-	-	-	165	D20	-	-	-	-	-	166	SOT2_0	-	-	-	-	-	167	P164	-	-	-	-	-	168	PPG32_1	61	77	97	115	136	165	P005	-	-	-	-	-	169	D21	-	-	-	-	-	170	SCK2_0	-	-	-	-	-	171	ADTG0_1	-	-	-	-	-	172	INT7_1	-	-	-	-	-	173	(RX2(64))	-	-	-	-	-	174	P165	-	-	-	-	-	175	PPG33_1	62	78	98	116	137	176	P006	-	-	-	-	-	177	D22	-	-	-	-	-	178	SCS2_0	-	-	-	-	-	179	ADTG1_1	-	-	-	-	-	180	INT2_1	-	-	-	-	-	181	(TX2(64))	-	-	-	-	117	168	P007	-	-	-	-	138	169	D23	-	-	-	-	-	170	P166	-	-	-	-	-	171	PPG34_1	-	-	-	-	118	172	P010	-	-	-	-	139	173	D24	63	79	99	119	140	174	P011	-	-	-	-	-	175	WOT	-	-	-	-	-	176	D25	-	-	-	-	-	177	SOT2_1	-	-	-	-	-	178	TIOA0_0	-	-	-	-	-	179	INT3_1							
Pin no.						Pin Name																																																																																																																																																																																																																																																																																																									
64	80	100	120	144	176																																																																																																																																																																																																																																																																																																										
-	-	-	113	133	161	P002																																																																																																																																																																																																																																																																																																									
-	76	96	114	134	162	D18																																																																																																																																																																																																																																																																																																									
-	77	97	115	136	165	SCK1_0																																																																																																																																																																																																																																																																																																									
61	-	-	-	-	164	TIOB0_1																																																																																																																																																																																																																																																																																																									
-	-	-	-	135	163	P003																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	166	D19																																																																																																																																																																																																																																																																																																									
62	78	98	116	137	167	SIN2_0																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	168	TIOB1_1																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	169	INT3_0																																																																																																																																																																																																																																																																																																									
63	79	99	119	140	171	P004																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	165	D20																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	166	SOT2_0																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	167	P164																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	168	PPG32_1																																																																																																																																																																																																																																																																																																									
61	77	97	115	136	165	P005																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	169	D21																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	170	SCK2_0																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	171	ADTG0_1																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	172	INT7_1																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	173	(RX2(64))																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	174	P165																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	175	PPG33_1																																																																																																																																																																																																																																																																																																									
62	78	98	116	137	176	P006																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	177	D22																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	178	SCS2_0																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	179	ADTG1_1																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	180	INT2_1																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	181	(TX2(64))																																																																																																																																																																																																																																																																																																									
-	-	-	-	117	168	P007																																																																																																																																																																																																																																																																																																									
-	-	-	-	138	169	D23																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	170	P166																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	171	PPG34_1																																																																																																																																																																																																																																																																																																									
-	-	-	-	118	172	P010																																																																																																																																																																																																																																																																																																									
-	-	-	-	139	173	D24																																																																																																																																																																																																																																																																																																									
63	79	99	119	140	174	P011																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	175	WOT																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	176	D25																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	177	SOT2_1																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	178	TIOA0_0																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	179	INT3_1																																																																																																																																																																																																																																																																																																									