





Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

D-4-11-	
Details	
Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	76
Program Memory Size	320KB (320K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	56K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 37x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f522fjcpmc-gs-f4e1



## 1. Product Lineup

Product lineup comparison 64 pins

	MB91F522B	MB91F523B	MB91F524B	MB91F525B	MB91F526B		
System Clock		On chip	PLL Clock multi	ple method			
Minimum instruction execution time		•	12.5ns (80MH				
Flash Capacity (Program)	(256+64)KB	(384+64)KB	(512+64)KB	(768+64)KB	(1024+64)KB		
Flash Capacity (Data)			64KB				
RAM Capacity	(48+	8)KB	(64+8)KB	(96+8)KB	(128+8)KB		
External BUS I/F			Nana				
(22address/16data/4cs)			None				
DMA Transfer	16ch						
16-bit Base Timer			None				
Free-run Timer		10	6bit×3ch, 32bit×	:1ch			
Input capture		10	6bit×4ch, 32bit×	5ch			
Output Compare		10	6bit×6ch, 32bit×	4ch			
16-bit Reload Timer			7ch				
PPG			16bit×21ch				
Up/down Counter			2ch				
Clock Supervisor			Yes				
External Interrupt	8ch×2units						
A/D converter		12bit×13c	h (1unit), 12bit×	13ch (1unit)			
D/A converter (8bit)			1ch				
Multi-Function Serial Interface			8ch <sup>*1</sup>				
CAN		64m	nsg×2ch/128ms	g×1ch			
Hardware Watchdog Timer			Yes				
CRC Formation			Yes				
Low-voltage detection reset			Yes				
Flash Security			Yes				
ECC Flash/WorkFlash			Yes				
ECC RAM			Yes				
Memory Protection Function (MPU)			Yes				
Floating point arithmetic (FPU)			Yes				
Real Time Clock (RTC)			Yes				
General-purpose port (#GPIOs)			44 ports				
SSCG			Yes				
Sub clock			Yes				
CR oscillator			Yes				
OCD (On Chip Debug)			Yes				
TPU (Timing Protection Unit)			Yes				
Key code register	Yes						
Waveform generator	6ch						
NMI request function	Yes						
Operation guaranteed temperature (T <sub>A</sub> )			-40°C to +125°	C			
Power supply 2.7V to 5.5V *2							
Package			LQD064				

<sup>\*1:</sup> Only channel 5, channel 6 and channel 11 support the I<sup>2</sup>C (standard mode).

<sup>\*2:</sup> The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.



Table for clock supervisor and external low voltage detection reset initial value ON/OFF

Clock	CSV Initial value	LVD Initial value	Function
	ON	ON	S
a in alla	ON	OFF	U
single	OFF	ON	Н
	OFF	OFF	K
	ON	ON	W
Dest	ON	OFF	Y
Dual	055	ON	J
	OFF	OFF	L



		Pin	no.			Pin	Polarity	I/O circuit	Function*9
64	80	100	120	144	176	Name		types*8	
						P024	-		General-purpose I/O port
						WR0X <sup>*2,</sup> *3, *4, *5	-		External bus/Write strobe 0 output
3 *1	3 <sup>*1</sup>	3 <sup>*1</sup>	6 *1	9	11	SIN4_1	-	F	Multi-function serial ch.4 serial data input (1)
	0	3			''	PPG24_0	-	'	PPG ch.24 output (0)
						TIN1_0	-		Reload timer ch.1 event input (0)
						RTO4_1	-		Waveform generator ch.4 output pin (1)
						INT15_0	-		INT15 External interrupt input (0)
						P025	-		General-purpose I/O port
						WR1X <sup>*4,</sup> *5	-		External bus/Write strobe 1 output
-	-	4 *1	7 *1	10	12	SOT4_1	-	Α	Multi-function serial ch.4 serial data output (1)
						PPG25_0	-		PPG ch.25 output (0)
						TIN2_0	-		Reload timer ch.2 event input (0)
						P172	-	_	General-purpose I/O port
-	-	-	-	-	13	PPG38_1	-	Α	PPG ch.38 output (1)
						P026	-		General-purpose I/O port
						A00 *3, *4,	-		External bus/Address bit0 output (0)
-	4 *1	5 *1	8 <sup>*1</sup>	11	14	SCK4_1	-	F	Multi-function serial ch.4 clock I/O (1)
						PPG26_0	-		PPG ch.26 output (0)
						TIN3_0	-		Reload timer ch.3 event input (0)
						P027	-		General-purpose I/O port
						A01 *2, *3, *4, *5	-		External bus/Address bit1 output (0)
4 *1	5 <sup>*1</sup>	6 *1	9 *1	12	15	SCS40_1	-	Α	Serial chip select 40 I/O (1)
						PPG27_0	-		PPG ch.27 output (0)
						TOT0_0	-		Reload timer ch.0 output (0)
						RTO3_1	-		Waveform generator ch.3 output pin (1)
					40	P173	-		General-purpose I/O port
-	-	-	-	-	16	PPG39_1	-	Α	PPG ch.39 output (1)
						P030	-		General-purpose I/O port
						A02 *4, *5	-		External bus/Address bit2 output (0)
-	-	7 *1	10 *1	13	17	SCS41_1	-	Α	Serial chip select 41 output (1)
						PPG28_0	-		PPG ch.28 output (0)
						TOT1_0	-		Reload timer ch.1 output (0)
						P031	-		General-purpose I/O port
						A03*3, *4,	-		External bus/Address bit3 output (0)
-	6 *1	8*1	11 *1	14	18	SCS42_1	-	Α	Serial chip select 42 output (1)
						PPG29_0	-		PPG ch.29 output (0)
						TOT2_0	-		Reload timer ch.2 output (0)



Address		Address offset val	ue / Register name		Block
Address	+0	+1	+2	+3	BIOCK
000E3C <sub>н</sub>	_	_	_	_	Reserved
000Е40н	PDDR00 [R] B,H,W XXXXXXXX	PDDR01 [R] B,H,W XXXXXXXX	PDDR02 [R] B,H,W XXXXXXXX	PDDR03 [R] B,H,W XXXXXXXX	
000Е44 <sub>н</sub>	PDDR04 [R] B,H,W XXXXXXXX	PDDR05 [R] B,H,W XXXXXXXX	PDDR06 [R] B,H,W XXXXXXXX	PDDR07 [R] B,H,W XXXXXXXX	
000E48 <sub>Н</sub>	PDDR08 [R] B,H,W XXXXXXXX	PDDR09 [R] B,H,W XXXXXXXX	PDDR10 [R] B,H,W XXXXXXXX	PDDR11 [R] B,H,W XXXXXXXX	Port Direct
000Е4Сн	PDDR12 [R] B,H,W XXXXXXXX	PDDR13 [R] B,H,W -XXXXXXX	PDDR14 [R] B,H,W XXX	PDDR15 [R] B,H,W XXXXXX	Read Register
000E50 <sub>H</sub>	_	_	_	_	
000Е54 <sub>н</sub>	_	_	_	_	
000E58 <sub>н</sub>	PDDR16 [R] B,H,W XXXXXXXX	PDDR17 [R] B,H,W XXXXXXXX	PDDR18 [R] B,H,W XXXXXXXX	PDDR19 [R] B,H,W XXXXXXXX	
000Е5Сн	_	_	_	-	Reserved
000E60 <sub>н</sub>	EPFR00 [R/W] B,H,W 00000000	EPFR01 [R/W] B,H,W -0-0-000	EPFR02 [R/W] B,H,W 0000	EPFR03 [R/W] B,H,W 000-0	
000Е64н	EPFR04 [R/W] B,H,W 00-0	EPFR05 [R/W] B,H,W 0000	EPFR06 [R/W] B,H,W 000-	EPFR07 [R/W] B,H,W 00000	
000E68 <sub>H</sub>	EPFR08 [R/W] B,H,W 00000	EPFR09 [R/W] B,H,W 00-	EPFR10 [R/W] B,H,W 0000	EPFR11 [R/W] B,H,W 0000	
000Е6Сн	EPFR12 [R/W] B,H,W 0000	EPFR13 [R/W] B,H,W 00	EPFR14 [R/W] B,H,W 00	EPFR15 [R/W] B,H,W 000	
000Е70 <sub>н</sub>	_	_	_	_	
000E74 <sub>H</sub>	_	_	_	_	
000Е78 <sub>Н</sub>	_	_	EPFR26 [R/W] B,H,W 00000000	EPFR27 [R/W] B,H,W 0	Extended Port
000Е7С <sub>н</sub>	EPFR28 [R/W] B,H,W 000-0-	EPFR29 [R/W] B,H,W 00000000	_	_	Function Register
000Е80н	_	EPFR33 [R/W] B,H,W 00-	EPFR34 [R/W] B,H,W 00-	EPFR35 [R/W] B,H,W 00000	
000Е84н	EPFR36 [R/W] B,H,W 000-	_	_	_	
000E88 <sub>H</sub>	_	_	EPFR42 [R/W] B,H,W 00	EPFR43 [R/W] B,H,W 00000-	
000Е8Сн	EPFR44 [R/W] B,H,W -000-	EPFR45 [R/W] B,H,W -0000000	_	_	
000E90 <sub>н</sub>	_	_	_	_	



A d d		Address offset value / Register name								
Address	+0	+1	+2	+3	- Block					
0013E8 <sub>H</sub>	ADTECS14[ 0	•	ADTECS15							
0013EC <sub>н</sub>	ADTECS16[	R/W] B,H,W 00000	'-	[R/W] B,H,W 00000						
0013F0 <sub>н</sub>	ADTECS18[ 0	R/W] B,H,W	ADTECS19	[R/W] B,H,W 00000						
0013F4 <sub>н</sub>	ADTECS20[ 0 -	R/W] B,H,W	ADTECS21	[R/W] B,H,W 00000	-					
0013F8 <sub>н</sub>	ADTECS22[ 0 -	R/W] B,H,W	ADTECS23	[R/W] B,H,W 00000						
0013FC <sub>н</sub>	ADTECS24[ 0 -	-		[R/W] B,H,W 00000	-					
001400н	ADTECS26[ 0 -	_	'-	[R/W] B,H,W 00000	-					
001404н	ADTECS28[ 0	R/W] B,H,W 00000		[R/W] B,H,W 00000						
001408 <sub>Н</sub>	ADTECS30[ 0	-	ADTECS31  0							
00140С <sub>н</sub>	ADRCUT0[I	<del>-</del>	ADRCLT0[i							
001410 <sub>н</sub>	ADRCUT1[I	R/W] B,H,W 00000000	ADRCLT1[i	12-bit A/D converter 1/2 unit						
001414н	ADRCUT2[I	- · · · · · · · · · · · · · · · · · · ·	ADRCLT2[i	1						
001418 <sub>H</sub>	ADRCUT3[I		ADRCLT3[I							
00141С <sub>н</sub>	ADRCCS0[R/W] B,H,W 00000000	ADRCCS1[R/W] B,H,W 00000000	ADRCCS2[R/W] B,H,W 00000000	ADRCCS3[R/W] B,H,W 00000000						
001420 <sub>H</sub>	ADRCCS4[R/W] B,H,W 00000000	ADRCCS5[R/W] B,H,W 00000000	ADRCCS6[R/W] B,H,W 00000000	ADRCCS7[R/W] B,H,W 00000000						
001424 <sub>H</sub>	ADRCCS8[R/W] B,H,W 00000000	ADRCCS9[R/W] B,H,W 00000000	ADRCCS10[R/W] B,H,W 00000000	ADRCCS11[R/W] B,H,W 00000000						
001428н	ADRCCS12[R/W] ADRCCS13[R/W] B,H,W B,H,W 00000000 00000000		ADRCCS14[R/W] B,H,W 00000000	ADRCCS15[R/W] B,H,W 00000000						
00142С <sub>н</sub>	ADRCCS16[R/W] B,H,W 00000000	ADRCCS17[R/W] B,H,W 00000000	ADRCCS18[R/W] B,H,W 00000000	ADRCCS19[R/W] B,H,W 00000000	-					
001430 <sub>н</sub>	ADRCCS20[R/W] B,H,W 00000000	ADRCCS21[R/W] B,H,W 00000000	ADRCCS22[R/W] B,H,W 00000000	ADRCCS23[R/W] B,H,W 00000000	-					




	Interr	upt number			Default	
Interrupt factor		Hexadecimal	Interrupt level	Offset	address for	RN
	Decimal	пехацесина	ievei		TBR	
Multi-function serial interface	27	1B	ICR11	390 <sub>H</sub>	000FFF90 <sub>н</sub>	11
ch.3 (transmission completed)	21	10	101111	330H	00011130H	''
Multi-function serial interface						
ch.4 (reception completed)	28	1C	ICR12	380	000FFF8C <sub>H</sub>	12* <sup>1</sup>
Multi-function serial interface	20	10	ICITIZ	JOCH	0001110CH	12
ch.4 (status)						
Multi-function serial interface	29	1D	ICR13	388 <sub>H</sub>	000FFF88 <sub>H</sub>	13
ch.4 (transmission completed)	2.9	10	101113	300H	00011100H	13
Multi-function serial interface						
ch.5 (reception completed)	30	1E	ICR14	384 <sub>H</sub>	000FFF84 <sub>H</sub>	14* <sup>1</sup>
Multi-function serial interface	30	16	101114	304 <sub>H</sub>	00011104 <sub>H</sub>	14
ch.5 (status)						
Multi-function serial interface	31	1F	ICR15	380 <sub>H</sub>	000FFF80 <sub>H</sub>	15
ch.5 (transmission completed)	31	IF	ICK15	300H	OUOFFF80H	13
Multi-function serial interface						
ch.6 (reception completed)	22	20	ICR16	270	000FFF7C <sub>H</sub>	16* <sup>1</sup>
Multi-function serial interface	32	20	ICKIO	37 CH	UUUFFF/CH	10
ch.6 (status)						
Multi-function serial interface	22	24	ICD47	270	00055570	17
ch.6 (transmission completed)	33	21	ICR17	378 <sub>H</sub>	000FFF78 <sub>H</sub>	17
CAN0	34	22	ICR18	374 <sub>H</sub>	000FFF74 <sub>н</sub>	-
CAN1						
RAM diagnosis end						
RAM initialization completion						
Error generation during RAM diagnosis	35	23	ICR19	370 <sub>H</sub>	000FFF70 <sub>H</sub>	_
Backup RAM diagnosis end						
Backup RAM initialization completion	-					
Error generation during Backup RAM diagnosis						
CAN2						
Up/down counter 0	36	24	ICR20	36Сн	000FFF6С <sub>н</sub>	_
Up/down counter 1	7			00011		
Real time clock	37	25	ICR21	368 <sub>H</sub>	000FFF68 <sub>H</sub>	-
Multi-function serial interface	1		101121	O O O H	COOLLI COM	
ch.7 (reception completed)						4
Multi-function serial interface	38	26	ICR22	364 <sub>H</sub>	000FFF64 <sub>н</sub>	22* <sup>1</sup>
ch.7 (status)						
16-bit Free-run timer 0 (0 detection) /						
(compare clear)						
Multi-function serial interface	39	27	ICR23	360 <sub>H</sub>	000FFF60 <sub>н</sub>	23
ch.7 (transmission completed)						
PPG 0/1/10/11/20/21/30/31						
16-bit Free-run timer 1 (0 detection) /	40	28	ICR24	35C::	000FFF5С <sub>н</sub>	24* <sup>3</sup>
(compare clear)	-	20	101127	JOOGH	3301 1 30H	<u> </u>
PPG 2/3/12/13/22/23/32/33/43	1					
16-bit Free-run timer 2 (0 detection) /	41	29	ICR25	358 <sub>H</sub>	000FFF58 <sub>H</sub>	25* <sup>3</sup>
(compare clear)	"'	20	101120	JOOH	30011100H	-0
PPG 4/5/14/15/24/25/35/44	42	2A	ICR26	354 <sub>H</sub>	000FFF54 <sub>н</sub>	26* <sup>3</sup>
	43	2B				27* <sup>3</sup>
PPG 6/7/16/17/26/27/37			ICR27	350 <sub>H</sub>		28* <sup>3</sup>
PPG 8/9/18/19/28/29	44	2C	ICR28	340H	000FFF4C <sub>H</sub>	Z0



Oscillation clock	Oscillation clock frequency vs. Internal operation clock frequency								
			Internal operation clock frequency						
			PLL clock						
		Main Clock	Multiplied Multiplied Multiplied				Multiplied	Multiplied	
		]	by 1	by 2	by 3	by 4		by 19	by 20
Oscillation clock frequency	4MHz	2MHz	4MHz	8MHz	12MHz	16MHz		76MHz	80MHz

## · Example of oscillation circuit



**Note:** As to the product with its clock supervisor's initial value is "ON", when the oscillator is unable to start within 20ms from the stop state the clock supervisor will detect the oscillation stop. As a result, the CPU moves to the fail safe operation.

Design your print circuit board so that the oscillator can start oscillation within 20ms. Moreover, it is recommended to be designed after the match evaluation of the circuit is requested to the departure pendulum maker when the oscillation circuit is composed.




## (2) Reset Input


 $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C, V_{CC} = AV_{CC} = 5.0V \pm 10\%/V_{CC} = AV_{CC} = 3.3V \pm 0.3V, V_{SS} = AV_{SS} = 0.0V)$ 

Parameter	Cumbal	Pin	Conditions	Value		Unit	Remarks	
Parameter	Symbol	name	Conditions	Min	Max	Unit	Remarks	
				10	_	μs	When normal operation	
Reset input time	t <sub>RSTL</sub>	RSTX	_	Oscillation time of oscillator* +100	_	μs	At Stop mode At Power-on*2	
				100	_	μs	At Watch mode	
Width for reset input removal				1	_	μs		

<sup>\*1:</sup> The oscillation time of the oscillator is the time it takes for the amplitude of the oscillations to reach 90%. For crystal oscillators, this time is between several ms and several tens of ms, for ceramic oscillators the time is between several hundred µs and several ms, and for an external clock, the time is 0 ms.

<sup>\*2:</sup> In case of using MB91F52xxxD or MB91F52xxxE and corresponding to note in (3) Power-on Conditions of next subsection, assert RSTX with power-on.







(4) Multi-function Serial

(4-1) CSIO timing

(4-1-1) Bit setting: SMR: MD2=0, SMR: MD1=1, SMR: MD0=0, SMR: SCINV=0, SCR:SPI=0

 $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C, V_{CC} = AV_{CC} = 5.0V \pm 10\%/V_{CC} = AV_{CC} = 3.3V \pm 0.3V, V_{SS} = AV_{SS} = 0.0V)$ 

Parameter	Cumbal	Pin name	Conditions	Valu	ıe	linis	Remarks
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
Serial clock cycle time	t <sub>scyc</sub>	SCK0 to SCK11		4t <sub>CPP</sub>	-	ns	
SCK $\downarrow \rightarrow$ SOT delay time  Valid SIN $\rightarrow$ SCK $\uparrow$ setup time	tsLOVI	SCK0 to SCK2, SCK5 to SCK11 SOT0 to SOT2, SOT5 to SOT11		-30	30	ns	
		SCK3 , SCK4 SOT3 , SOT4		-300	300	ns	Internal shift clock mode
	t <sub>IVSHI</sub>	SCK0 to SCK2, SCK5 to SCK11 SIN0 to SIN2, SIN5 to SIN11	-	34	-	ns	output pin : C <sub>L</sub> =50pF
		SCK3 , SCK4 SIN3 , SIN4		300	1	ns	
$\begin{array}{c} SCK \uparrow \to \\ Valid \; SIN \; hold \; time \end{array}$	t <sub>SHIXI</sub>	SCK0 to SCK11 SIN0 to SIN11		0	-	ns	
Serial clock "H"pulse width	t <sub>SHSL</sub>	20101 20111		t <sub>CPP</sub> +10	-	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK0 to SCK11		2t <sub>CPP</sub> -1	-	ns	External shift
$SCK \downarrow \rightarrow$ SOT delay time	t <sub>SLOVE</sub>	SCK0 to SCK2, SCK5 to SCK11 SOT0 to SOT2, SOT5 to SOT11		-	33	ns	
,		SCK3 , SCK4 SOT3 , SOT4	-	-	300	ns	clock mode output pin:
Valid SIN → SCK ↑ setup time	t <sub>IVSHE</sub>	SCK0 to SCK11		10	-	ns	C <sub>L</sub> =50pF
$\begin{array}{c} SCK \uparrow \to \\ Valid \; SIN \; hold \; time \end{array}$	t <sub>SHIXE</sub>	SIN0 to SIN11		20	-	ns	
SCK fall time	t <sub>F</sub>	SCK0 to SCK11		_	5	ns	
SCK rise time	t <sub>R</sub>	SCK0 to SCK11		-	5	ns	

## Notes:

AC characteristic in CLK synchronized mode.

CL is the load capacitance applied to pins during testing.

The maximum bard rate is limited by internal operation clock used and other parameters. Please use ch.3 and ch.4 with maximum baud rate 400kbps or less.

See Hardware Manual for details.



Damanatan	Ob. ad	Dia	0	Val	ue	11!4	Damada
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
SCS↓→SCK↑ setup time	t <sub>CSSE</sub>	SCK1 to SCK11 SCS1 to SCS3, SCS40 to SCS43,		3t <sub>CPP</sub> +30	-	ns	
SCK↓→SCS↑ hold time	tcshe	SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		+0	-	ns	
SCS deselect time	tcsde	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t <sub>CPP</sub> +30	-	ns	External shift clock mode output pin:
SCS↓→SOT delay time	t <sub>DSE</sub>	SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11 SOT1, SOT2, SOT5 to SOT11		-	40	ns	C∟=50pF
		SCS3, SCS40 to SCS43 SOT3 , SOT4		-	300	ns	
SCS↑→SOT delay time	t <sub>DEE</sub>	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11 SOT1 to SOT11	-	+0	-	ns	External shift clock mode output pin: C <sub>L</sub> =50pF
SCK↑→SCS↓ clock switch time	tscc	SCK1, SCK2, SCK5 to SCK11 SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t <sub>CPP</sub> -10	3t <sub>CPP</sub> +50	ns	Internal shift clock mode Round operation output pin:
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		3t <sub>CPP</sub> -300	3t <sub>CPP</sub> +50	ns	C <sub>L</sub> =50pF


<sup>\*1:</sup> t<sub>CSSU</sub> =SCSTR:CSSU7-0×Serial chip select timing operating clock

Please see the hardware manual for details of above-mentioned \*1,\*2, and \*3

<sup>\*2:</sup> t<sub>CSHD</sub>=SCSTR:CSHD7-0×Serial chip select timing operating clock

<sup>\*3:</sup> t<sub>CSDS</sub>=SCSTR:CSDS15-0×Serial chip select timing operating clock Regardless of the deselect time setting, once after the serial chip select pin becomes inactive, it will take at least five peripheral bus clock cycles to be active again







	0	B	0	Va	lue	11	<b>D</b>
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
SCS↑→SCK↑ setup time	t <sub>CSSE</sub>	SCK1 to SCK11 SCS1 to SCS3, SCS40 to SCS43,		3t <sub>CPP</sub> +30	-	ns	
SCK↓→SCS↓ hold time	t <sub>CSHE</sub>	SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		+0	-	ns	
SCS deselect time	tcsde	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t <sub>CPP</sub> +30	-	ns	External shift clock mode output pin:
SCS↑→SOT delay time	t <sub>DSE</sub>	SCS1, SCS2, SCS50~SCS53, SCS60~SCS63, SCS70~SCS73, SCS8~SCS11 SOT1, SOT2, SOT5~SOT11		-	40	ns	C∟=50pF
		SCS3, SCS40~SCS43 SOT3,SOT4		-	300	ns	
SCS↓→SOT delay time	tdee	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11 SOT1 to SOT11	-	+0	-	ns	External shift clock mode output pin: C <sub>L</sub> =50pF
SCK↑→SCS↑ clock switch time	tscc	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t <sub>CPP</sub> -10	3t <sub>CPP</sub> +50	ns	Internal shift clock mode Round operation output pin: C <sub>L</sub> =50pF
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		3t <sub>CPP</sub> -300	3t <sub>CPP</sub> +50		·

<sup>\*1:</sup> t<sub>CSSU</sub> =SCSTR:CSSU7-0×Serial chip select timing operating clock

Please see the hardware manual for details of above-mentioned \*1,\*2, and \*3.

<sup>\*2:</sup> t<sub>CSHD</sub>=SCSTR:CSHD7-0×Serial chip select timing operating clock

<sup>\*3:</sup> t<sub>CSDS</sub>=SCSTR:CSDS15-0×Serial chip select timing operating clock
Regardless of the deselect time setting, once after the serial chip select pin becomes inactive, it will take
at least five peripheral bus clock cycles to be active again




(4-3) LIN Interface (v2.1)( Asynchronous Serial Interface for LIN (v2.1)) timing

Bit setting: SMR: MD2=0, SMR:MD1=1, SMR: MD0=1

 $(T_A:-40^{\circ}C \text{ to } +125^{\circ}C, V_{CC}=AV_{CC}=5.0V\pm10\%/V_{CC}=AV_{CC}=3.3V\pm0.3V, V_{SS}=AV_{SS}=0.0V)$ 

Downwater	Symbol	Pin name	Conditions	Valu	е	Unit	Remarks
Parameter				Min	Max		
Serial clock "L" pulse width	t <sub>SLSH</sub>			t <sub>CPP</sub> +10	-	ns	
Serial clock "H"pulse width	t <sub>shsl</sub>	SCK0 to SCK11	-	t <sub>CPP</sub> +10	-	ns	output pin:
SCK fall time	t <sub>F</sub>			-	5	ns	C <sub>L</sub> =50pF
SCK rise time	t <sub>R</sub>			-	5	ns	





Page	Section				Chan	ge Res	ults	
		A List of "Pin Description" modified.						
		(Free)						
		(Error) Pin no.				Pin		
		64	80	100	120	144	176	Name
			- 00	100	120	177	170	P015
		-	-	-	-	2	2	D29
								TRG0_0
								P016
		-	-	-	-	3	3	D30
								TRG1_0
		-	-	-	-	-	4	P170 PPG36_1
								P036_1 P017
			-	_	_	4	5	D31
								TRG2_0
								P171
		-	-	-		-	6	PPG37_1
								P020
			2	2	2		7	ASX
	■PIN Description	2 2				5		SIN3_1
								TRG3_0
19							TIN0_2 RTO5_1	
								P021
								CS0X
		-	-	-	3	6	8	SOT3_1
								TRG6_1
								TRG4_0
								P022
						_		CS1X
		-	-	-	4	7	9	SCK3_1
								TRG7_1 TRG5_0
								P023
					- 5	8	10	RDX
		-	-					SCS3_1
								PPG32_0
								TIN0_0
								P024
					6			WR0X
			3	3		9	11	SIN4_1
		3						PPG24_0
								TIN1_0 RTO4_1
								INT15_0



Page	Section	Change Results			
125	■Interrupt Vector Table	The following sentence deleted from Interrupt vector 80pins.  (Error)  *5: It does not support the DMA transfer by the interrupt because of the RAM ECC bit error.			
129	■Interrupt Vector Table	The interrupt factor in Interrupt vector 100pin modified as follows:  (Error)  Base timer 0   RQ0   60   3   ICR   44   30CH   FF0C   44    (Correct)  Government   Government			
129	■Interrupt Vector Table	The interrupt factor in Interrupt vector 100pin modified as follows:  (Error)  Base timer 1   IRQ0   Base timer 1   IRQ1   -   -    - COrrect)  Base timer 1   IRQ0   Base timer 1   IRQ1   -     61   3D   ICR   45     5    (Correct)  Base timer 1   IRQ1   61   3D   ICR   45     45     45     45     45     45     45     61   3D   ICR   45     45     61   3D   ICR   45     61   45     61   3D   ICR   45   3D   ICR   45     61   3D   ICR   45   3D   ICR   45     61   3D   ICR   45			
129	■Interrupt Vector Table	The following sentence deleted from Interrupt vector 100pins.  (Error)  *5: It does not support the DMA transfer by the interrupt because of the RAM ECC bit error.			



Page	Section	Change Results
143	■Electrical Characteristics  1. Absolute Maximum Ratings	The following note added.  (Correct)  *9: Corresponding pins: General-purpose ports other than those of P103, P104, P105 and P106.  *10: Corresponding pins: General-purpose ports of P103, P104, P105 and P106.
155	■Electrical Characteristics AC Characteristics (2) Reset Input	Added the At power-on*2 condition to the remarks in Reset input time.
156	■Electrical Characteristics AC Characteristics (3) Power-on Conditions	Deleted the Slope detection undetected specification.  Added the Power ramp rate and C pin voltage at Power-on.  *1, *2: Changed the sentence.  Added *3, *4, Note, Figure at the Power off time, Power ramp rate, C pin voltage at Power-on.
6 to 11, 203 to 216	■Product lineup ■Ordering information	Package description modified to JEDEC description.
47	■During Power-on	The following sentence modified as fdeleted from Interrupt (Error)  To prevent a malfunction of the voltage step-down circuit built in the device, set the voltage rising time to have 50µs or longer (between 0.2V and 2.7V) during power-on.  (Correct)  To prevent a malfunction of the voltage step-down circuit built in the device, the voltage rising must be monotonic increasing during power-on.  Power-on prohibits that the voltage goes up and down and voltage rising stops temporarily.
49, 50	■Block Diagram	The following Block diagram modified as follows:  MB91F522B, MB91F523B, MB91F524B, MB91F525B, MB91F526B  MB91F522D, MB91F523D, MB91F524D, MB91F525D, MB91F526D (Error) CAN (2ch).  (Correct) CAN (3ch)
217 to 220	■Ordering Information	Added the following description.  ■ORDERING INFORMATION MB91F52xxxD
221 to 227	■Package Dimensions	Package Dimensions modified to JEDEC description.



Page	Section	Change Results
142,143	11. Electrical Characteristics Recommended operating conditions	The following sentence should be modified as follows:  (Error)  *1: When it is used outside recommended operation guarantee range (range of the operation guarantee), contact your sales representative.  Detection voltage of the external low voltage detection reset (initial) is 2.8V±8% (2.576V to 3.024V). This detection voltage (2.576V) is below the minimum operation guarantee voltage (2.7V). Between this detection voltage and the minimum operation guarantee voltage, MCU functions are not guaranteed except for the low voltage detector. Note that although the detection level is below the minimum operation guarantee voltage, the LVD reset factor flag is set as the voltage drops below the detection level.  (Correct)  *1: When it is used outside recommended operation guarantee range (range of the operation guarantee), contact your sales representative.  The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.
146	11. Electrical Characteristics DC Characteristics	Pin name of R <sub>UP3</sub> should be modified as follows:  (Error) Port pin other than P035,041,093,122  (Correct) Port pin other than P035,041,073,074,076,077,093,122
187	11. Electrical Characteristics (8) Low voltage detection (External low-voltage detection)	Note of Detection voltage should be added as follows:  (Correct)  Detection voltage *3  *3: The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting cannot be used to reliably generate a reset before voltage dips below minimum guaranteed MCU operation voltage, as this detection level is below the minimum guaranteed MCU operation voltage (2.7V). Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.