





Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	76
Program Memory Size	320KB (320K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	56K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 37x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f522fwcpmc-gte1



Polarity   Circuit types*8	et 10 I/O (1) et 40 I/O (0) input t (1) 0 clock input (0) .7 output (1) 1 ZIN input (1) e I/O port et 41 output (0) input
SCS10_1   Serial chip select   ADC analog 40   PPG ch.4 output   Free-run timer 0   Reload timer ch.   U/D counter ch.   U/D counter ch.   Serial chip select   U/D counter ch.   Serial chip select   Serial chip select	et 10 I/O (1) et 40 I/O (0) input t (1) 0 clock input (0) .7 output (1) 1 ZIN input (1) e I/O port et 41 output (0) input
SCS40_0   Serial chip select	ct 40 I/O (0) input t (1) 0 clock input (0) .7 output (1) 1 ZIN input (1) e I/O port ct 41 output (0) input
23 28 34 40 48 59 AN40 - PPG4_1 - PPG ch.4 output Free-run timer 0  TOT7_1 - Reload timer ch.  ZIN1_1 - U/D counter ch.  P063 - SCS41_0 - Serial chip select  AN39 - PPG ch.5 output  B ADC analog 40 PPG ch.4 output Free-run timer 0 Reload timer ch.  General-purpose Scrial chip select AN39 - PPG5_1 - B PPG ch.5 output	input t (1) clock input (0) r output (1) 1 ZIN input (1) e I/O port ct 41 output (0) input
23   28   34   40   48   59     PPG4_1   -     FRCK0_0   -     Free-run timer 0     Reload timer ch.	t (1) 0 clock input (0) .7 output (1) 1 ZIN input (1) e I/O port ct 41 output (0) input
PPG4_1 - PPG ch.4 outpu FRCK0_0 - Reload timer ch  TOT7_1 - U/D counter ch.  V/D counter ch.  P063 - General-purpose SCS41_0 - Serial chip select AN39 - ADC analog 39 PPG ch.5 outpu	1 clock input (0) 1.7 output (1) 1 ZIN input (1) 1 I/O port 1 tt 41 output (0) 1 input
TOT7_1 - Reload timer ch.  ZIN1_1 - U/D counter ch.  P063 - General-purpose SCS41_0 - Serial chip select AN39 - ADC analog 39 PPG ch.5 output	.7 output (1) 1 ZIN input (1) e I/O port ct 41 output (0) input
ZIN1_1 - U/D counter ch.  P063 - General-purpose SCS41_0 - AN39 - ADC analog 39 PPG ch.5 output	1 ZIN input (1) e I/O port ct 41 output (0) input
P063 - General-purpose SCS41_0 - Serial chip select AN39 - B PPG ch.5 output	e I/O port ct 41 output (0) input
SCS41_0 - Serial chip selection   AN39 - ADC analog 39 PPG5_1 - B  Serial chip selection   ADC analog 39 PPG ch.5 output	ct 41 output (0) input
- 29 35 41 49 60 AN39 - B ADC analog 39 PPG ch.5 output	input
- 29 35 41 49 60 PPG5_1 - B PPG ch.5 outpu	•
PPG5_1 - PPG ch.5 outpu	
FRCK1_0 - Free-run timer 1	t (1)
	clock input (0)
BIN1_1 - U/D counter ch.	1 BIN input (1)
P183 - General-purpose	e I/O port
61 PPG43_0 - A PPG ch.43 outp	ut (0)
P064 - General-purpose	e I/O port
SCS42_0 - Serial chip select	ct 42 output (0)
ADC analog 38	input
24   30   36   42   50   62   FRCK2_0   -   B   Free-run timer 2	clock input (0)
AIN1_1 - U/D counter ch.	1 AIN input (1)
PPG43_1 - PPG ch.43 outp	ut (1)
P065 - General-purpose	e I/O port
SCS43_0 - Serial chip select	ct 43 output (0)
37 43 51 63 FRCK3_0 - A Free-run timer 3	clock input (0)
ZIN0_1 - U/D counter ch.0	0 ZIN input (1)
PPG44_1 - PPG ch.44 outp	ut (1)
P184 - General-purpose	e I/O port
64 PPG44_0 - A PPG ch.44 outp	ut (0)
P185 - General-purpose	e I/O port
65 PPG45_0 - A PPG ch.45 outp	ut (0)
P066 - General-purpose	e I/O port
SOT4_2 - Multi-function se serial data outs	
25 31 38 44 52 66 <u>SCS3_0 - B Serial chip selectors</u> AN37 - ADC analog 37	` '
FRCK4_0 - Free-run timer 4	•
BINO_1 - U/D counter ch.	. , ,
P067 - General-purpose	, , ,
AN36 - ADC analog 36	
- 32 39 45 53 67 FRCK5_0 - B Free-run timer 5	•
AINO_1 - U/D counter ch.	



Code: DS00-00004-2Ea

#### ■ Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

## ■ Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

## ■ Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

**CAUTION:** Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

# 2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

## ■ Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

### ■ Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

# ■ Lead-Free Packaging

**CAUTION:** When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Document Number: 002-04662 Rev. \*D Page 42 of 289



# MB91F525, MB91F526

		MB91F525	0000 0000	MB91F526
0000	0000 <sub>H</sub>	I/O	0000 0000 <sub>H</sub>	I/O
0000		BackUp RAM (8KB)	0000 4000 <sub>H</sub> 0000 6000 <sub>H</sub>	BackUp RAM (8KB)
		I/O		I/O
0001	0000 <sub>H</sub>	RAM (96KB)	0001 0000 <sub>H</sub>	RAM (128KB)
0002	8000 <sub>H</sub>		0003 0000 <sub>H</sub>	
		Reserved		Reserved
0007	0000 <sub>H</sub>		0007 0000 <sub>H</sub>	
		Flash memory (768+64)KB		Flash memory (1024+64)KB
	FC00 <sub>H</sub>	Interrupt vector Reset vector	000F FC00 <sub>F</sub>	Interrupt vector
0010	0000 <sub>H</sub>	Flash memory	0010 0000 <sub>H</sub>	Reset vector
0014	ООООН		0040 0000	Flash memory
		Reserved	0018 0000 <sub>H</sub>	Reserved
0033	0000 <sub>H</sub>	WorkFlash	0033 0000 <sub>H</sub>	WorkFlash
0034	0000 <sub>H</sub>	(64KB)	0034 0000 <sub>H</sub>	(64KB)
0039	0000 <sub>H</sub>		0039 0000 <sub>H</sub>	
0039	2000 <sub>H</sub>	Reserved	0039 2000 <sub>H</sub>	Reserved
8000	0000 <sub>H</sub>		8000 0000 <sub>H</sub>	
FFFF	FFFF <sub>H</sub>	External area	FFFF FFFF <sub>H</sub>	External area



		Address offset val	ue / Register name				
Address	+0	+1	+2	+3	Block		
0008A0 <sub>H</sub>		WRAR04	F [R/W] W				
0008A4 <sub>H</sub>	Х	WRDR04 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX					
0008A8 <sub>H</sub>			5 [R/W] W XXXXXXX XXXXXX				
0008АСн	Х	WRDR05	5 [R/W] W XXXXXXXX XXXXX	xxx			
0008ВО <sub>Н</sub>			S [R/W] W XXXXXXX XXXXXX				
0008B4 <sub>H</sub>	Х	WRDR06	R/W] W	xxx			
0008B8 <sub>H</sub>		WRAR07	' [R/W] W (XXXXXX XXXXXX				
0008ВСн	Х	WRDR07		xxx			
0008С0н		WRAR08 [R/W] W XXXXXX XXXXXXX XXXXXX					
0008С4н	Х						
0008С8 <sub>Н</sub>		WRAR09 [R/W] W XXXXXX XXXXXXX XXXXXX					
0008ССн	Х	WRDR09 XXXXXXX XXXXXXX		xxx			
0008D0 <sub>H</sub>			XXXXXXX XXXXXX				
0008D4 <sub>H</sub>	х	WRDR10 XXXXXXX XXXXXXXX	XXXXXXXX XXXXX	xxx			
0008D8 <sub>H</sub>			[R/W] W XXXXXX XXXXXX				
0008DC <sub>н</sub>	Х	WRDR11 XXXXXXX XXXXXXX	[R/W] W XXXXXXXX XXXXX	XXX			
0008Е0н		WRAR12 [R/W] W					
0008Е4 <sub>Н</sub>	X	WRDR12 [RW] W XXXXXXXX XXXXXXXX XXXXXXXX					
0008E8 <sub>H</sub>		WRAR13 [R/W] W					
0008ЕСн	X	WRDR13		xxx			
0008F0 <sub>H</sub>		WRAR14 XXXXXX XX	I [R/W] W XXXXXX XXXXXX				



	Address offset value / Register name						
Address	+0	+1	+2	+3	Block		
000954н	TPUTCN11 [R/W] B,H,W 00000	-	_	_			
000958н	TPUTCN12 [R/W] B,H,W 00000	_					
00095Сн	TPUTCN13 [R/W] B,H,W 00000	-	_	_			
000960н	TPUTCN14 [R/W] B,H,W 00000	_	_	_			
000964н	TPUTCN15 [R/W] B,H,W 00000	_	_	_			
000968н	TPUTCN16 [R/W] B,H,W 00000	_	_	_			
00096Сн	TPUTCN17 [R/W] B,H,W 00000	ı	_	_	Time Protection - Unit [S]		
000970 <sub>н</sub>		o(o)					
000974н							
000978н							
00097Сн		TPUTCC3	[R] B,H,W 0000000 00000000				
000980н		TPUTCC4	[R] B,H,W 0000000 00000000				
000984 <sub>H</sub>			[R] B,H,W 0000000 00000000				
000988н			-				
00098Сн							
000990 <sub>H</sub> to 0009FC <sub>H</sub>	_	_	<u>—</u>	_			
000A00 <sub>H</sub> to 000BEC <sub>H</sub>	_	_	_	_	Reserved		
000BF0 <sub>H</sub>			W] B,H,W 000000 00000000				
000BF4 <sub>H</sub>	_	_	_	_	OCDU		



Addon		Address offset val	ue / Register name		Disale
Address	+0	+1	+2	+3	Block
0017С8н	SCR3/(IBCR3) [R/W] B,H,W 000000	SMR3[R/W] B,H,W 000-00-0	SSR3[R/W] B,H,W 0-000011	ESCR3/(IBSR3)[R/W ] B,H,W 00000000	
0017ССн	— /(RDR13/(TDR 	813))[R/W] B,H,W *3	RDR03/(TDR0 0 00	3)[R/W] B,H,W 0000000 *1	Multi-UART3
0017D0 <sub>н</sub>	SACSR3[R 0000 0			R] B,H,W 00000000	*1: Byte access is possible only for
0017D4 <sub>н</sub>	STMCR3[R 00000000		— /(SCSCR3/SFI	UR3)[R/W] B,H,W *3 *4	access to lower 8 bits.
0017D8 <sub>Н</sub>	— /(SCSTR33)/ (LAMSR3) [R/W] B,H,W *3	— /(SCSTR23)/ (LAMCR3) [R/W] B,H,W *3	— /(SCSTR13)/ (SFLR13) [R/W] B,H,W	— /(SCSTR03)/ (SFLR03) [R/W] B,H,W	*2: Reserved because I <sup>2</sup> C mode is not set
0017DC <sub>н</sub>	_	— /(SCSFR23) [R/W] B,H,W *3	— /(SCSFR13) [R/W] B,H,W *3	— /(SCSFR03) [R/W] B,H,W *3	immediately after reset.  *3: Reserved
0017Е0н	—/(TBYTE33)/ (LAMESR3) [R/W] B,H,W	—/(TBYTE23)/ (LAMERT3) [R/W] B,H,W	—/(TBYTE13)/ (LAMIER3) [R/W] B,H,W *3	TBYTE03/(LAMRID3) / (LAMTID3) [R/W] B,H,W 00000000	because CSIO mode is not set immediately after reset.
0017E4 <sub>Н</sub>	BGR3[R/ 00000000	-	— /(ISMK3)[R/W] B,H,W *2	— /(ISBA3)[R/W] B,H,W *2	*4: Reserved because LIN2.1 mode is not set
0017E8 <sub>Н</sub>	FCR13[R/W] B,H,W 00100	FCR03[R/W] B,H,W -0000000		WW] B,H,W 00000000	immediately after reset.
0017ЕСн	FTICR3[R/ 00000000		_	_	
0017F0н	SCR4/(IBCR4) [R/W] B,H,W 000000	SMR4[R/W] B,H,W 000-00-0	SSR4[R/W] B,H,W 0-000011	ESCR4/(IBSR4)[R/W ] B,H,W 00000000	Multi-UART4
0017F4 <sub>н</sub>	— /(RDR14/(TDR			*1: Byte access is possible only for	
0017F8 <sub>Н</sub>	SACSR4[R/W] B,H,W 0000 00000000		STMR4[R] B,H,W 00000000 00000000		access to lower 8 bits.
0017FC <sub>н</sub>	STMCR4[R 00000000		— /(SCSCR4/SFUR4)[RW] B,H,W		*2: Reserved because I <sup>2</sup> C
001800н	— /(SCSTR34)/ (LAMSR4) [R/W] B,H,W	— /(SCSTR24)/ (LAMCR4) [R/W] B,H,W	— /(SCSTR14)/ (SFLR14) [R/W] B,H,W	— /(SCSTR04)/ (SFLR04) [R/W] B,H,W	mode is not set immediately after reset.




	Address offset value / Register name					
Address	+0	+1	+2	+3	Block	
0020BC <sub>н</sub>	MSGVAL80 00000000			70 [R] B,H,W 0 00000000	CANO	
0020C0 <sub>H</sub> to 0020FC <sub>H</sub>			— CAN0 (128msb)			
002100н	CTRLR1 [F 0	<del>-</del>		R/W] B,H,W 00000000		
002104н	ERRCNT1 00000000		_	/W] B,H,W 00000001		
002108н	INTR1 [F 00000000		_	R/W] B,H,W X00000		
00210С <sub>н</sub>	BRPER1 [F	-	_	_		
002110 <sub>н</sub>	IF1CREQ1 [ 0 0	_		[R/W] B,H,W 00000000		
002114 <sub>н</sub>	IF1MSK21 [R/W] B,H,W 11-11111 11111111			IF1MSK11 [R/W] B,H,W 11111111 11111111		
002118 <sub>н</sub>	IF1ARB21 [R/W] B,H,W 00000000 00000000			IF1ARB11 [R/W] B,H,W 00000000 00000000		
00211С <sub>н</sub>	IF1MCTR1 [R/W] B,H,W 00000000 00000		_	_		
002120 <sub>н</sub>	IF1DTA11 [R/W] B,H,W 00000000 00000000			IF1DTA21 [R/W] B,H,W 00000000 00000000		
002124 <sub>н</sub>	IF1DTB11 [I 00000000			[R/W] B,H,W 0 00000000		
002128н	_	_	_	_		
00212C <sub>н</sub>	_	_	_	_		
002130 <sub>H</sub> , 002134 <sub>H</sub>		Reserved (I	IF1 data mirror)			
002138 <sub>Н</sub>	_	_	_	_		
00213С <sub>Н</sub>	_	_	_	_		
002140 <sub>н</sub>	IF2CREQ1 [ 00	_		IF2CMSK1 [R/W] B,H,W		
002144 <sub>н</sub>	IF2MSK21 [ 11-11111	-		[R/W] B,H,W I 11111111	(64msb)	
002148 <sub>н</sub>	IF2ARB21 [ 00000000	<del>-</del>		[R/W] B,H,W 0 00000000		
00214С <sub>н</sub>	IF2MCTR1 [ 00000000		_	_		



			<b>D</b> 11		
Address -	+0	+1	+2	+3	Block
003030 <sub>н</sub>					
003034н			RAM/ diagnosis		
003038н			Backup RAM		
00303Сн	TAEARA[R 111 f	X/W] B,H,W 11111111	-	R/W] B,H,W 00000000	
003040 <sub>н</sub>	TFECRA [R/W] B,H,W 0000	TICRA [R/W] B,H,W 0000	_	/W] B,H,W 00001100	RAM/ diagnosis
003044н	TSRCRA [R/W] B,H,W 0	_	_	TKCCRA [R/W] B,H,W 0000	Backup RAM
003048 <sub>H</sub> to 0030FC <sub>H</sub>		Reserved			
003100 <sub>H</sub>	BUSDIGSR 0000000				
003104 <sub>н</sub>	BUSDIGSR 0000000				
003108 <sub>H</sub>					
00310С <sub>н</sub>			R1 [R] W 00000000 00000000		
003110 <sub>н</sub>			R2 [R] W 00000000 00000000		DUC diagnosis
003114 <sub>H</sub>	_	_		3[R/W] H,W 0 000	BUS diagnosis
003118 <sub>H</sub>	BUSDIGSR 0000000	4[R/W] H,W 0 000		1[R/W] H,W 00000000	
00311С <sub>н</sub>	_	_	_	_	
003120 <sub>н</sub>					
003124 <sub>H</sub>					
003128 <sub>Н</sub> to 003FFC <sub>Н</sub>		Reserved			
004000 <sub>H</sub> to 005FFC <sub>H</sub>		Backu	p-RAM		Backup RAM area



- \*8: It is a standard when four-layer substrate is used.
- \*9: Corresponding pins: General-purpose ports other than those of P103, P104, P105 and P106.
- \*10: Corresponding pins: General-purpose ports of P103, P104, P105 and P106.



## <WARNING>

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

## Recommended operating conditions

 $(V_{SS}=AV_{SS}=0.0V)$ 

Parameter	Cumbal	Value		Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
	.,,	4.5	5.5	V	Recommended operation guarantee range (When 5.0V is used)
Power supply voltage	V <sub>cc,</sub> AV <sub>cc</sub>	3.0	3.6	V	Recommended operation guarantee range (When 3.3V is used)
		2.7	5.5	V	Operation guarantee range*1
Smoothing capacitor *2	Cs	4.7 (tolerance within ±50%)		μF	Use a ceramic capacitor or a capacitor that has the similar frequency characteristics. Use a capacitor with a capacitance greater than C <sub>S</sub> as the smoothing capacitor on the VCC pin.
On anoting town and	_	-40	+105	°C	
Operating temperature	T <sub>A</sub>	-40	+125	°C	*3

<sup>\*1:</sup> When it is used outside recommended operation guarantee range (range of the operation guarantee),contact your sales representative.

The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the




- (3) Power-on Conditions
- (3-1) [MB9152xxxB/MB9152xxxC/MB9152xxxD]
- $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C, V_{SS}=0.0V)$

Dorometer	Cumbal	Pin	Conditions	Value			Unit	Remarks
Parameter	Symbol	name	Conditions	- 1		Max	Unit	Remarks
Level detection voltage	1	V <sub>CC</sub>	_	2.024	2.2	2.376	V	
Level detection hysteresis width	1	$V_{CC}$	1	_	100	-	mV	
Level detection time	-	_	_	_	ı	30	μs	*1
Power off time	t <sub>OFF</sub>	Vcc	_	50	_	_	ms	*2
Power ramp rate	dV/dt	V <sub>CC</sub>	VCC: 0.2V to 2.376V	_	1	4	mV/μs	*3
C pin voltage at Power-on	_	С	_	-	-	60	mV	*4

- \*1: This spec is at 4mV/µs of power ramp rate. If the power ramp rate is faster than 4mV/µs, there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.
- \*2: Vcc must be held below 0.2V for a minimum period of t<sub>OFF</sub>.
- \*3: Power-on can detect by satisfying power ramp rate when power off time is not satisfied.
- \*4: C-pin voltage is below 60 mV when VCC is turned on again.

# Note:


When using MB91F52xxxB/C, either \*2 or \*3 or \*4 must be satisfied. When neither \*2 nor \*3 nor \*4 can be satisfied, use MB91F52xxxD and assert external reset (RSTX) at power-up and at any brownout event.





" $t_{SUDAT} \ge 250 \text{ ns}$ ".

\*4: t<sub>CPP</sub> is the peripheral clock cycle time. Adjust the clock of the bus in the surrounding to 8MHz or more when use I<sup>2</sup>C.





# 16. Ordering Information MB91F52xxxE

Part number	Sub clock	CSV Initial value	LVD Initial value	Package*
MB91F526LWEPMC	Yes	ON	ON	
MB91F526LJEPMC		OFF	ON	
MB91F525LWEPMC		ON	ON	
MB91F525LJEPMC		OFF	ON	
MB91F524LWEPMC		ON	ON	
MB91F524LJEPMC		OFF	ON	
MB91F523LWEPMC		ON	ON	
MB91F523LJEPMC		OFF	ON	
MB91F522LWEPMC		ON	ON	
MB91F522LJEPMC		OFF	ON	LQP · 176 pin,
MB91F526LSEPMC	None	ON	ON	Plastic
MB91F526LHEPMC		OFF	ON	
MB91F525LSEPMC		ON	ON	
MB91F525LHEPMC		OFF	ON	
MB91F524LSEPMC		ON	ON	
MB91F524LHEPMC		OFF	ON	
MB91F523LSEPMC		ON	ON	
MB91F523LHEPMC		OFF	ON	
MB91F522LSEPMC		ON	ON	
MB91F522LHEPMC		OFF	ON	
MB91F526KWEPMC	Yes	ON	ON	
MB91F526KJEPMC		OFF	ON	
MB91F525KWEPMC		ON	ON	
MB91F525KJEPMC		OFF	ON	
MB91F524KWEPMC		ON	ON	
MB91F524KJEPMC		OFF	ON	
MB91F523KWEPMC		ON	ON	
MB91F523KJEPMC		OFF	ON	
MB91F522KWEPMC		ON	ON	
MB91F522KJEPMC		OFF	ON	LQS • 144 pin, (Lead pitch 0.5mm)
MB91F526KSEPMC	None	ON	ON	Plastic
MB91F526KHEPMC		OFF	ON	
MB91F525KSEPMC		ON	ON	
MB91F525KHEPMC		OFF	ON	
MB91F524KSEPMC		ON	ON	
MB91F524KHEPMC		OFF	ON	
MB91F523KSEPMC		ON	ON	
MB91F523KHEPMC		OFF	ON	
MB91F522KSEPMC		ON	ON	
MB91F522KHEPMC		OFF	ON	




Part number	Sub clock	CSV Initial value	LVD Initial value	Package*
MB91F526BWEPMC1	Yes	ON	ON	
MB91F526BJEPMC1		OFF	ON	
MB91F525BWEPMC1		ON	ON	
MB91F525BJEPMC1		OFF	ON	
MB91F524BWEPMC1		ON	ON	
MB91F524BJEPMC1		OFF	ON	
MB91F523BWEPMC1		ON	ON	
MB91F523BJEPMC1		OFF	ON	
MB91F522BWEPMC1		ON	ON	
MB91F522BJEPMC1		OFF	ON	LQE · 64 pin,
MB91F526BSEPMC1	None	ON	ON	Plastic
MB91F526BHEPMC1		OFF	ON	
MB91F525BSEPMC1		ON	ON	
MB91F525BHEPMC1		OFF	ON	
MB91F524BSEPMC1		ON	ON	
MB91F524BHEPMC1		OFF	ON	
MB91F523BSEPMC1		ON	ON	
MB91F523BHEPMC1		OFF	ON	
MB91F522BSEPMC1		ON	ON	
MB91F522BHEPMC1		OFF	ON	

<sup>\*:</sup> For details of the package, see "  $\blacksquare$  PACKAGE DIMENSIONS ".



# LQP176, 176 Lead Plastic Low Profile Quad Flat Package



PACKAGE	LQP176			
SYMBOL	MIN.	MAX.		
Α	_	_	1.70	
A1	0.00	_	0.20	
b	0.17	0.22	0.27	
С	0.09	0.09 —		
D	26.00 BSC.			
D1	24.00 BSC.			
е	0.50 BSC			
E	26.00 BSC.			
E1	24.00 BSC.			
L	0.45	0.60	0.75	
L1	0.30	0.50	0.70	
aaa	<u> </u>			
bbb	<u> </u>			
ccc	<u> </u>			
ddd			0.08	
N	176			

## **NOTES**

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
   DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ATO BE DETERMINED AT SEATING PLANE C.
- ⚠DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
  ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
  DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- (A) DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠DIMENSION 6 DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 6 MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ♠THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.



Page	Section	Change Results		
13	■Pin Assignment MB91F52xB	- Right side  48		



Page	Section	Change Results
	15 ■Pin Assignment MB91F52xF	Signals indicated by the shading below deleted in Figure.  (Error) - Bottom
		49   087/DAO0/PPG7_0/INT8_0 48   P086/DAO1/PPG6_0 47   P082/SIN5_0/AN1/PPG2_0 46   P081/SOTS_0/SDA5/AN0/PPG1_0 45   P153/SCK5_0/SCL5/AN32/FRCK1_1/INT4_1 44   P152/SCS53_0 41   P073/SOT4_0/SDA4/AN33/ICU3_2 42   P073/SOT4_0/SDA4/AN33/ICU3_2/INTS_0 41   P071/SCK4_2/AN35/ICU1_2/MONCLIK 40   P070/ICU0_2 39   P067/AN36/FRCK5_0/AIN0_1 38   P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1 39   P067/SCS41_0/AN39/FPG5_1/FRCK1_0/BIN1_1 36   P064/SCS42_0/AN38/FRCK2_0/AIN1_1/PPG43_1 36   P064/SCS42_0/AN39/PPG5_1/FRCK1_0/BIN1_1 37   P063/SCS41_0/AN39/PPG5_1/FRCK1_0/BIN1_1 38   P064/SCS10_1/SCS40_0/AN40/PPG4_1/FRCK0_0/TOT7_1/ZIN1_1 39   P067/SCS10_1/SCS40_0/AN40/PPG3_1/ICU3_1/TOT6_1/INT13_1 30   AVSS1/AVRL1 30   AVSS1/AVRL1 30   AVSS1/AVRL1 29   P057/SCK10_1/AN42/ICU8_0/TRG0_2/PPG1_1/ICU1_1/TIN6_1 26   VSS
15		1
		VCC P087/DAO0/PPG7_0/INT8_0 P087/DAO0/PPG7_0/INT8_0 P088/DAO1/PPG6_0 P088/SIN5_0/AN1/PPG2_0 P081/SOTS_0/SCA5/AN0/PPG1_0 P153/SCKS_0/SCL5/AN32/FRCK1_1/INT4_1 P152/SCS3_0 P071/SCK4_2/AN35/ICU1_2/MONCLK P070/ICU0_2 P071/SCK4_2/AN35/ICU1_2/MONCLK P070/ICU0_2 P067/AN36/FRCK5_0/AN0_1 P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1 P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1 P066/SCS4_0/AN38/FRCK2_0/AIN1_1/PPG44_1 P064/SCS42_0/AN38/FRCK2_0/AIN1_1/PPG43_1 P063/SCS41_0/AN39/PPG5_1/FRCK1_0/BIN1_1 P062/SCS10_1/SCS40_0/AN40/PPG4_1/FRCK0_0/TOT7_1/ZIN1_1 P061/SOT10_1/AN41/ICU6_0/PPG3_1/ICU3_1/TOT6_1/INT13_1 P063/SCS10_0/PPG2_1/ICU2_1/TOT5_1/INT13_0 AVSHI P057/SCK10_1/AN42/ICU8_0/TRG0_2/PPG1_1/ICU1_1/TIN6_1 AVCCI P055/SIN10_0/AN43/PPG37_0/TIN4_1 VSS



Page	Section	Change Results						
		(Contin						
		(00000	/	Pin	no			Pin
		64	80	100		144	176	Name
			- 00	100	120		170	P047
								A17 *2, *3, *4, *5
		15 *1	18 <sup>*1</sup>	23 *1	27 <sup>*1</sup>	30	37	AN45
				20			01	TRG8_0
								TIN3_2
								SOT0_1
			_	_	_	_	38	P177
					27 <sup>*1</sup> 30 37	TRG11_0		
						20		P050
		_	_	_	28 *1	31	39	A18 <sup>*5</sup>
							TRG5_1	
								PPG33_0
						32	40	P051 A19
			-	_	- 28 <sup>11</sup> 31 39 - 32 40 - 33 41 - 34 42 - 34 42	TRG9 0		
							P052	
			33		A20			
		-	-	-	-	33	41	PPG34_0
00.04	500.5						INT14_0	
23, 24	■PIN Description					P053		
				24 *1	1 29 *1	34	42	A21 *2, *3, *4, *5
		16 *1						AN44
								PPG35_0
								INT14_1
		28 <sup>*1</sup> 31  32  33  16 <sup>*1</sup> 19 <sup>*1</sup> 24 <sup>*1</sup> 29 <sup>*1</sup> 34  35			SCK0_1 P054			
			_	_	_	35	43	SYSCLK
						00	10	PPG36_0
						20	P055	
								CS2X *2, *3, *4, *5
		17*1	22 *1	27 *1	20 *1	20	46	SIN10_0
	1		22	21	32	30	40	AN43
								PPG37_0
								TIN4_1
								D050
								P056
								CS3X <sup>*5</sup>
			_	_	33 *1	30	40	PPG0_1
			_	_	55	29	43	ICU0_1
								TIN5_1
								DTTI_2
		<u> </u>	1	1	1	1	1	



Page	Section	Change Results			
40	■I/O Circuit Type	Remarks for Type L in "I/O Circuit Types" modified as follows:  (Error) - Open-drain I/O - Output 25mA (NOD) - TTL input  (Correct) - Open-drain I/O - Output 25mA (Nch open-drain) - TTL input			
40	■I/O Circuit Type	Remarks for Type M in "I/O Circuit Types" modified as follows:			
121	■Interrupt Vector Table	The following sentence deleted from Interrupt vector 64pins. *5: It does not support the DMA transfer by the interrupt because of the RAM ECC bit error.			
124	■Interrupt Vector Table	The interrupt factor in Interrupt vector 80pin modified as follows:  (Error)  Base timer 1 IRQ0 Base timer 1 IRQ1			



Page	Section	Change Results
143	■Electrical Characteristics  1. Absolute Maximum Ratings	The following note added.  (Correct)  *9: Corresponding pins: General-purpose ports other than those of P103, P104, P105 and P106.  *10: Corresponding pins: General-purpose ports of P103, P104, P105 and P106.
155	■Electrical Characteristics AC Characteristics (2) Reset Input	Added the At power-on*2 condition to the remarks in Reset input time.
156	■Electrical Characteristics AC Characteristics (3) Power-on Conditions	Deleted the Slope detection undetected specification.  Added the Power ramp rate and C pin voltage at Power-on.  *1, *2: Changed the sentence.  Added *3, *4, Note, Figure at the Power off time, Power ramp rate, C pin voltage at Power-on.
6 to 11, 203 to 216	■Product lineup ■Ordering information	Package description modified to JEDEC description.
47	■During Power-on	The following sentence modified as fdeleted from Interrupt (Error)  To prevent a malfunction of the voltage step-down circuit built in the device, set the voltage rising time to have 50µs or longer (between 0.2V and 2.7V) during power-on.  (Correct)  To prevent a malfunction of the voltage step-down circuit built in the device, the voltage rising must be monotonic increasing during power-on.  Power-on prohibits that the voltage goes up and down and voltage rising stops temporarily.
49, 50	■Block Diagram	The following Block diagram modified as follows:  MB91F522B, MB91F523B, MB91F524B, MB91F525B, MB91F526B  MB91F522D, MB91F523D, MB91F524D, MB91F525D, MB91F526D (Error) CAN (2ch).  (Correct) CAN (3ch)
217 to 220	■Ordering Information	Added the following description.  ■ORDERING INFORMATION MB91F52xxxD
221 to 227	■Package Dimensions	Package Dimensions modified to JEDEC description.



Page	Section	Change Results					
		The following sentence modified as following:  (Error)					
		High-speed mode*3 Unit Remarks Min Max					
184	11. Electrical Characteristics AC Characteristics	Notes: Only ch.3 and ch.4 are standard mode/high-speed mode correspondence.					
104	(4-4) I2C timing	*3: A high-speed mode I <sup>2</sup> C bus device can be used					
		(Correct)  Fast mode*3  Min Max  Unit Remarks					
		Notes: Only ch.3 and ch.4 are standard mode/fast mode correspondence.					
		*3: A fast mode I <sup>2</sup> C bus device can be used  The following sentence modified in the Detection voltage as following:					
		(Error)					
		Min Typ Max Unit Remarks					
		2.7 - 5.5 V					
187	\ \ \	-8% 2.8 +8% V When power-supply voltage falls and detection level is set initially					
	low-voltage detection)	(Correct)					
		Value Unit Remarks					
		Min Typ Max					
		2.7 - 5.5 V LVD5F_SEL[3:0] are					
		-8%   LVD5F					
		The following sentence modified as following:					
188	11. Electrical Characteristics (9) Low voltage detection (RAM retention low-voltage detection)	(Error) (9) Low voltage detection (Internal low-voltage detection)					
low-voltage dete		(Correct)					
		(9) Low voltage detection (RAM retention low-voltage detection)					