



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details


Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	96
Program Memory Size	320KB (320K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	56K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 42x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f522jscpmc-gte2

Pin no.						Pin Name	Polarity	I/O circuit types* ⁸	Function* ⁹
64	80	100	120	144	176				
13 * ¹	15 * ¹	19 * ¹	22 * ¹	25	31	P042	-	B	General-purpose I/O port
						A12 ^{*2, *3, *4, *5}	-		External bus/Address bit12 output
						SOT9_0	-		Multi-function serial ch.9 serial data output (0)
						AN47	-		ADC analog 47 input
						ICU8_1	-		Input capture ch.8 input (1)
						TRG0_1	-		PPG trigger 0 input (1)
						ZIN1_0	-		U/D counter ch.1 ZIN input (0)
-	-	20 * ¹	23 * ¹	26	32	P043	-	A	General-purpose I/O port
						A13 ^{*4, *5}	-		External bus/Address bit13 output (0)
						ICU7_1	-		Input capture ch.7 input (1)
						TRG1_1	-		PPG trigger 1 input (1)
-	16 * ¹	21 * ¹	24 * ¹	27	33	P044	-	A	General-purpose I/O port
						A14 ^{*3, *4, *5}	-		External bus/Address bit14 output (0)
						SCS9_0	-		Serial chip select 9 I/O (0)
						ICU6_1	-		Input capture ch.6 input (1)
						TRG2_1	-		PPG trigger 2 input (1)
14 * ¹	17 * ¹	22 * ¹	25 * ¹	28	34	P045	-	G	General-purpose I/O port
						A15 ^{*2, *3, *4, *5}	-		External bus/Address bit15 output (0)
						SCK9_0	-		Multi-function serial ch.9 clock I/O (0)
						AN46	-		ADC analog 46 input
						ICU5_1	-		Input capture ch.5 input (1)
						TRG3_1	-		PPG trigger 3 input (1)
						TOT1_2	-		Reload timer ch.1 output (2)
-	-	-	26 * ¹	29	35	P046	-	A	General-purpose I/O port
						A16 ^{*5}	-		External bus/Address bit16 output (0)
						ICU4_1	-		Input capture ch.4 input (1)
						TRG4_1	-		PPG trigger 4 input (1)
-	-	-	-	-	36	P176	-	A	General-purpose I/O port
						TRG10_0	-		PPG trigger 10 input (0)
15 * ¹	18 * ¹	23 * ¹	27 * ¹	30	37	P047	-	B	General-purpose I/O port
						A17 ^{*2, *3, *4, *5}	-		External bus/Address bit17 output (0)
						AN45	-		ADC analog 45 input
						TRG8_0	-		PPG trigger 8 input (0)
						TIN3_2	-		Reload timer ch.3 event input (2)
						SOT0_1	-		Multi-function serial ch.0 serial data output (1)
						P177	-		General-purpose I/O port
-	-	-	-	-	38	TRG11_0	-	A	PPG trigger 11 input (0)

Pin no.						Pin Name	Polarity	I/O circuit types* ⁸	Function* ⁹
64	80	100	120	144	176				
44	54	67	79	95	115	NMIX	N	M	Non-masking interrupt input
45	55	68	80	96	116	P110	-	B	General-purpose I/O port
						TX1(64)	-		CAN transmission data 1 output
						SCS63_0	-		Serial chip select 63 output (0)
						AN22	-		ADC analog 22 input
-	-	69	81	97	117	P111	-	G	General-purpose I/O port
						RX1(64)	-		CAN reception data 1 input
						SCS62_0	-		Serial chip select 62 output (0)
						AN23	-		ADC analog 23 input
						INT1_0	-		INT1 External interrupt input (0)
-	-	-	82	98	118	P112	-	B	General-purpose I/O port
						AN24	-		ADC analog 24 input
						PPG16_0	-		PPG ch.16 output (0)
						RTO0_0	-		Waveform generator ch. 0 output pin (0)
-	-	-	83	99	119	P113	-	B	General-purpose I/O port
						AN25	-		ADC analog 25 input
						PPG17_0	-		PPG ch.17 output (0)
						RTO1_0	-		Waveform generator ch. 1 output pin (0)
-	-	-	-	-	120	P194	-	A	General-purpose I/O port
						FRCK5_1	-		Free-run timer 5 clock input (1)
						PPG26_1	-		PPG ch.26 output (1)
-	-	-	-	-	121	P195	-	A	General-purpose I/O port
						FRCK4_1	-		Free-run timer 4 clock input (1)
						PPG27_1	-		PPG ch.27 output (1)
-	56	70	84	100	122	P114	-	B	General-purpose I/O port
						SCS61_0	-		Serial chip select 61 output (0)
						AN26	-		ADC analog 26 input
						PPG18_0	-		PPG ch.18 output (0)
						RTO2_0	-		Waveform generator ch.2 output pin (0)
46	57	71	85	101	123	P115	-	G	General-purpose I/O port
						RX1_1	-		CAN reception data 1 input (1)
						SOT6_0/ SDA6	-		Multi-function serial ch.6 serial data output (0)/I ² C bus serial data I/O
						AN27	-		ADC analog 27 input
						PPG19_0	-		PPG ch.19 output (0)
						RTO3_0	-		Waveform generator ch.3 output pin (0)
						INT1_1	-		INT1 External interrupt input (1)
47	58	72	86	102	124	P116	-	G	General-purpose I/O port
						SCK6_0/ SCL6	-		Multi-function serial ch.6 clock I/O (0)/I ² C bus serial clock I/O
						AN28	-		ADC analog 28 input
						PPG20_0	-		PPG ch.20 output (0)
						RTO4_0	-		Waveform generator ch.4 output pin (0)

7. Block Diagram

MB91F522B, MB91F523B, MB91F524B, MB91F525B, MB91F526B



Address	Address offset value / Register name				Block				
	+0	+1	+2	+3					
000BF8 _H	—	—	MBR [R/W] B,H,W 00----- XXXXXXXX		OCDU				
000BFC _H	—	—	UER [W] B,H,W -----X						
000C00 _H	DCCR0 [R/W] W 0----000 --00--00 00000000 0-000000								
000C04 _H	DCSR0 [R/W] H 0-----000		DTCR0 [R/W] H 00000000 00000000						
000C08 _H	DSAR0 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C0C _H	DDAR0 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C10 _H	DCCR1 [R/W] W 0----000 --00--00 00000000 0-000000								
000C14 _H	DCSR1 [R/W] H 0-----000		DTCR1 [R/W] H 00000000 00000000						
000C18 _H	DSAR1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C1C _H	DDAR1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C20 _H	DCCR2 [R/W] W 0----000 --00--00 00000000 0-000000								
000C24 _H	DCSR2 [R/W] H 0-----000		DTCR2 [R/W] H 00000000 00000000						
000C28 _H	DSAR2 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C2C _H	DDAR2 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C30 _H	DCCR3 [R/W] W 0----000 --00--00 00000000 0-000000								
000C34 _H	DCSR3 [R/W] H 0-----000		DTCR3 [R/W] H 00000000 00000000						
000C38 _H	DSAR3 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C3C _H	DDAR3 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C40 _H	DCCR4 [R/W] W 0----000 --00--00 00000000 0-000000								
000C44 _H	DCSR4 [R/W] H 0-----000		DTCR4 [R/W] H 00000000 00000000						
000C48 _H	DSAR4 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								

DMA
Controller
[S]

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
00147C _H	ADCOMP34/ADCOMPB34[R/W] H,W 00000000 00000000	ADCOMP35/ADCOMPB35[R/W] H,W 00000000 00000000	12-bit A/D converter 2/2 unit		
001480 _H	ADCOMP36/ADCOMPB36[R/W] H,W 00000000 00000000	ADCOMP37/ADCOMPB37[R/W] H,W 00000000 00000000			
001484 _H	ADCOMP38/ADCOMPB38[R/W] H,W 00000000 00000000	ADCOMP39/ADCOMPB39[R/W] H,W 00000000 00000000			
001488 _H	ADCOMP40/ADCOMPB40[R/W] H,W 00000000 00000000	ADCOMP41/ADCOMPB41[R/W] H,W 00000000 00000000			
00148C _H	ADCOMP42/ADCOMPB42[R/W] H,W 00000000 00000000	ADCOMP43/ADCOMPB43[R/W] H,W 00000000 00000000			
001490 _H	ADCOMP44/ADCOMPB44[R/W] H,W 00000000 00000000	ADCOMP45/ADCOMPB45[R/W] H,W 00000000 00000000			
001494 _H	ADCOMP46/ADCOMPB46[R/W] H,W 00000000 00000000	ADCOMP47/ADCOMPB47[R/W] H,W 00000000 00000000			
001498 _H to 0014B4 _H	—	—	—	—	Reserved
0014B8 _H	ADTCS32[R/W] B,H,W 00000000 0010----	ADTCS33[R/W] B,H,W 00000000 0010----	12-bit A/D converter 2/2 unit		
0014BC _H	ADTCS34[R/W] B,H,W 00000000 0010----	ADTCS35[R/W] B,H,W 00000000 0010----			
0014C0 _H	ADTCS36[R/W] B,H,W 00000000 0010----	ADTCS37[R/W] B,H,W 00000000 0010----			
0014C4 _H	ADTCS38[R/W] B,H,W 00000000 0010----	ADTCS39[R/W] B,H,W 00000000 0010----			
0014C8 _H	ADTCS40[R/W] B,H,W 00000000 0010----	ADTCS41[R/W] B,H,W 00000000 0010----			
0014CC _H	ADTCS42[R/W] B,H,W 00000000 0010----	ADTCS43[R/W] B,H,W 00000000 0010----			
0014D0 _H	ADTCS44[R/W] B,H,W 00000000 0010----	ADTCS45[R/W] B,H,W 00000000 0010----			
0014D4 _H	ADTCS46[R/W] B,H,W 00000000 0010----	ADTCS47[R/W] B,H,W 00000000 0010----			
0014D8 _H to 0014F4 _H	—	—	—	—	Reserved
0014F8 _H	ADTCD32[R] B,H,W 10--0000 00000000	ADTCD33[R] B,H,W 10--0000 00000000	12-bit A/D converter 2/2 unit		
0014FC _H	ADTCD34[R] B,H,W 10--0000 00000000	ADTCD35[R] B,H,W 10--0000 00000000			

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001804 _H	—	— /(SCSFR24) [R/W] B,H,W ----- * ³	— /(SCSFR14) [R/W] B,H,W ----- * ³	— /(SCSFR04) [R/W] B,H,W ----- * ³	Multi-UART4
001808 _H	—/(TBYTE34)/ (LAMESR4) [R/W] B,H,W ----- * ³	—/(TBYTE24)/ (LAMERT4) [R/W] B,H,W ----- * ³	—/(TBYTE14)/ (LAMIER4) [R/W] B,H,W ----- * ³	TBYTE04/(LAMRID4) / (LAMTID4) [R/W] B,H,W 00000000	*3: Reserved because CSIO mode is not set immediately after reset.
00180C _H	BGR4[R/W] H, W 00000000 00000000		— /(ISMK4)[R/W] B,H,W ----- * ²	— /(ISBA4)[R/W] B,H,W ----- * ²	*4: Reserved because LIN2.1 mode is not set immediately after reset.
001810 _H	FCR14[R/W] B,H,W ---00100	FCR04[R/W] B,H,W -0000000	FBYTE4[R/W] B,H,W 00000000 00000000		Multi-UART5
001814 _H	FTICR4[R/W] B,H,W 00000000 00000000		—	—	
001818 _H	SCR5/(IBCR5) [R/W] B,H,W 0--00000	SMR5[R/W] B,H,W 000-00-0	SSR5[R/W] B,H,W 0-000011	ESCR5/(IBSR5)[R/W]] B,H,W 00000000	
00181C _H	— /(RDR15/(TDR15))[R/W] B,H,W ----- * ³		RDR05/(TDR05)[R/W] B,H,W -----0 00000000 * ¹		
001820 _H	SACSR5[R/W] B,H,W 0---000 00000000		STMR5[R] B,H,W 00000000 00000000		*1: Byte access is possible only for access to lower 8 bits.
001824 _H	STMCR5[R/W] B,H,W 00000000 00000000		— /(SCSCR5/SFUR5)[R/W] B,H,W ----- * ³ * ⁴		
001828 _H	— /(SCSTR35)/ (LAMSR5) [R/W] B,H,W ----- * ³	— /(SCSTR25)/ (LAMCR5) [R/W] B,H,W ----- * ³	— /(SCSTR15)/ (SFLR15) [R/W] B,H,W ----- * ³	— /(SCSTR05)/ (SFLR05) [R/W] B,H,W ----- * ³	*2: Reserved because I ² C mode is not set immediately after reset.
00182C _H	—	— /(SCSFR25) [R/W] B,H,W ----- * ³	— /(SCSFR15) [R/W] B,H,W ----- * ³	— /(SCSFR05) [R/W] B,H,W ----- * ³	*3: Reserved because CSIO mode is not set immediately after reset.
001830 _H	—/(TBYTE35)/ (LAMESR5) [R/W] B,H,W ----- * ³	—/(TBYTE25)/ (LAMERT5) [R/W] B,H,W ----- * ³	—/(TBYTE15)/ (LAMIER5) [R/W] B,H,W ----- * ³	TBYTE05/(LAMRID5) / (LAMTID5) [R/W] B,H,W 00000000	*4: Reserved because LIN2.1 mode is not set immediately after reset.
001834 _H	BGR5[R/W] H, W 00000000 00000000		— /(ISMK5)[R/W] B,H,W ----- * ²	— /(ISBA5)[R/W] B,H,W ----- * ²	
001838 _H	FCR15[R/W] B,H,W ---00100	FCR05[R/W] B,H,W -0000000	FBYTE5[R/W] B,H,W 00000000 00000000		
00183C _H	FTICR5[R/W] B,H,W 00000000 00000000		—	—	

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
001878H	— /(SCSTR37)/ (LAMSR7) [R/W] B,H,W ----- ^{*3}	— /(SCSTR27)/ (LAMCR7) [R/W] B,H,W ----- ^{*3}	— /(SCSTR17)/ (SFLR17) [R/W] B,H,W ----- ^{*3}	— /(SCSTR07)/ (SFLR07) [R/W] B,H,W ----- ^{*3}	Multi-UART7 *3: Reserved because CSIO mode is not set immediately after reset.	
00187CH	—	— /(SCSFR27) [R/W] B,H,W ----- ^{*3}	— /(SCSFR17) [R/W] B,H,W ----- ^{*3}	— /(SCSFR07) [R/W] B,H,W ----- ^{*3}	*4: Reserved because LIN2.1 mode is not set immediately after reset.	
001880H	—/(TBYTE37)/ (LAMESR7) [R/W] B,H,W ----- ^{*3}	—/(TBYTE27)/ (LAMERT7) [R/W] B,H,W ----- ^{*3}	—/(TBYTE17)/ (LAMIERT7) [R/W] B,H,W ----- ^{*3}	TBYTE07/(LAMRID7) / (LAMTID7) [R/W] B,H,W 00000000		
001884H	BGR7[R/W] H, W 00000000 00000000		— /(ISMK7)[R/W] B,H,W ----- ^{*2}	— /(ISBA7)[R/W] B,H,W ----- ^{*2}		
001888H	FCR17[R/W] B,H,W ---00100	FCR07[R/W] B,H,W -0000000	FBYTE7[R/W] B,H,W 00000000 00000000			
00188CH	FTICR7[R/W] B,H,W 00000000 00000000		—	—		
001890H	SCR8/(IBCR8) [R/W] B,H,W 0--00000	SMR8[R/W] B,H,W 000-00-0	SSR8[R/W] B,H,W 0-000011	ESCR8/(IBSR8)[R/W]] B,H,W 00000000		
001894H	— /(RDR18/(TDR18))[R/W] B,H,W ----- ^{*3}		RDR08/(TDR08)[R/W] B,H,W -----0 00000000 ^{*1}		*1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I ² C mode is not set immediately after reset. *3: Reserved because CSIO mode is not set immediately after reset.	
001898H	SACSR8[R/W] B,H,W 0---000 00000000		STMR8[R] B,H,W 00000000 00000000			
00189CH	STMCR8[R/W] B,H,W 00000000 00000000		— /(SCSCR8/SFUR8)[R/W] B,H,W ----- ^{*3 *4}			
0018A0H	— /(SCSTR38)/ (LAMSR8) [R/W] B,H,W ----- ^{*3}	— /(SCSTR28)/ (LAMCR8) [R/W] B,H,W ----- ^{*3}	— /(SCSTR18)/ (SFLR18) [R/W] B,H,W ----- ^{*3}	— /(SCSTR08)/ (SFLR08) [R/W] B,H,W ----- ^{*3}		
0018A4H	—	— /(SCSFR28) [R/W] B,H,W ----- ^{*3}	— /(SCSFR18) [R/W] B,H,W ----- ^{*3}	— /(SCSFR08) [R/W] B,H,W ----- ^{*3}	*4: Reserved because LIN2.1 mode is not set immediately after reset.	
0018A8H	—/(TBYTE38)/ (LAMESR8) [R/W] B,H,W ----- ^{*3}	—/(TBYTE28)/ (LAMERT8) [R/W] B,H,W ----- ^{*3}	—/(TBYTE18)/ (LAMIERT8) [R/W] B,H,W ----- ^{*3}	TBYTE08/(LAMRID8) / (LAMTID8) [R/W] B,H,W 00000000		
0018ACH	BGR8[R/W] H,W 00000000 00000000		— /(ISMK8)[R/W] B,H,W ----- ^{*2}	— /(ISBA8)[R/W] B,H,W ----- ^{*2}		

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexadecimal				
Multi-function serial interface ch.3 (transmission completed)	27	1B	ICR11	390 _H	000FFF90 _H	11
Multi-function serial interface ch.4 (reception completed)	28	1C	ICR12	38C _H	000FFF8C _H	12* ¹
Multi-function serial interface ch.4 (status)						
Multi-function serial interface ch.4 (transmission completed)	29	1D	ICR13	388 _H	000FFF88 _H	13
Multi-function serial interface ch.5 (reception completed)	30	1E	ICR14	384 _H	000FFF84 _H	14* ¹
Multi-function serial interface ch.5 (status)						
Multi-function serial interface ch.5 (transmission completed)	31	1F	ICR15	380 _H	000FFF80 _H	15
Multi-function serial interface ch.6 (reception completed)	32	20	ICR16	37C _H	000FFF7C _H	16* ¹
Multi-function serial interface ch.6 (status)						
Multi-function serial interface ch.6 (transmission completed)	33	21	ICR17	378 _H	000FFF78 _H	17
CAN0	34	22	ICR18	374 _H	000FFF74 _H	-
CAN1	35	23	ICR19	370 _H	000FFF70 _H	-
RAM diagnosis end						
RAM initialization completion						
Error generation during RAM diagnosis						
Backup RAM diagnosis end						
Backup RAM initialization completion						
Error generation during Backup RAM diagnosis						
CAN2	36	24	ICR20	36C _H	000FFF6C _H	-
Up/down counter 0						
Up/down counter 1						
Real time clock	37	25	ICR21	368 _H	000FFF68 _H	-
Multi-function serial interface ch.7 (reception completed)	38	26	ICR22	364 _H	000FFF64 _H	22* ¹
Multi-function serial interface ch.7 (status)						
16-bit Free-running timer 0 (0 detection) / (compare clear)	39	27	ICR23	360 _H	000FFF60 _H	23
Multi-function serial interface ch.7 (transmission completed)						
PPG 1/10/11/20/21/30/31	40	28	ICR24	35C _H	000FFF5C _H	24* ³
16-bit Free-run timer 1 (0 detection) / (compare clear)						
PPG 2/3/12/13/23/32/43	41	29	ICR25	358 _H	000FFF58 _H	25* ³
16-bit Free-run timer 2 (0 detection) / (compare clear)						
PPG 4/5/14/15/24/25/35/44	42	2A	ICR26	354 _H	000FFF54 _H	26* ³
PPG 6/7/16/17/26/27/37	43	2B	ICR27	350 _H	000FFF50 _H	27* ³
PPG 8/9/18/19/28/29	44	2C	ICR28	34C _H	000FFF4C _H	28* ³



(2) Reset Input

($T_A: -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 5.0\text{V} \pm 10\%$ / $V_{CC} = AV_{CC} = 3.3\text{V} \pm 0.3\text{V}$, $V_{SS} = AV_{SS} = 0.0\text{V}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Reset input time	t_{RSTL}	RSTX	–	10	–	μs	When normal operation
				Oscillation time of oscillator* +100	–	μs	At Stop mode At Power-on*²
				100	–	μs	At Watch mode
				1	–	μs	
Width for reset input removal							

*1: The oscillation time of the oscillator is the time it takes for the amplitude of the oscillations to reach 90%. For crystal oscillators, this time is between several ms and several tens of ms, for ceramic oscillators the time is between several hundred μs and several ms, and for an external clock, the time is 0 ms.

*2: In case of using MB91F52xxxD or MB91F52xxxE and corresponding to note in (3) Power-on Conditions of next subsection, assert RSTX with power-on.



(4-2) UART (Asynchronous serial interface) timing


Bit setting: SMR : MD2=0, SMR:MD1=0, SMR : MD0=0

Bit setting: SMR : MD2=0, SMR:MD1=0, SMR : MD0=1

When external clock is selected (BGR:EXT=1)

(T_A : -40°C to +125°C, $V_{CC}=AV_{CC}=5.0V \pm 10\%$, $V_{CC}=AV_{CC}=3.3V \pm 0.3V$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock "L" pulse width	t_{SLSH}	SCK0 to SCK11	-	$t_{CPP}+10$	-	ns	output pin: $C_L=50pF$
Serial clock "H"pulse width	t_{SHSL}			$t_{CPP}+10$	-	ns	
SCK fall time	t_F			-	5	ns	
SCK rise time	t_R			-	5	ns	




(4-3) LIN Interface (v2.1)(Asynchronous Serial Interface for LIN (v2.1)) timing

Bit setting: SMR : MD2=0, SMR:MD1=1, SMR : MD0=1

(T_A : -40°C to +125°C, $V_{CC} = AV_{CC} = 5.0V \pm 10\%$, $V_{CC} = AV_{CC} = 3.3V \pm 0.3V$, $V_{SS} = AV_{SS} = 0.0V$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock "L" pulse width	t_{SLSH}	SCK0 to SCK11	-	$t_{CPP}+10$	-	ns	output pin: $C_L = 50pF$
Serial clock "H" pulse width	t_{SHSL}			$t_{CPP}+10$	-	ns	
SCK fall time	t_F			-	5	ns	
SCK rise time	t_R			-	5	ns	



When external clock is selected

Part number	Sub clock	CSV Initial value	LVD Initial value	Package ^{*2}
MB91F526KWBPMC	Yes	ON	ON	LQS • 144 pin, (Lead pitch 0.5mm) Plastic
MB91F526KYBPMC			OFF	
MB91F526KJBP MC		OFF	ON	
MB91F526KLBP MC			OFF	
MB91F525KWBPMC		ON	ON	
MB91F525KYBPMC			OFF	
MB91F525KJBP MC		OFF	ON	
MB91F525KLBP MC			OFF	
MB91F524KWBPMC		ON	ON	
MB91F524KYBPMC			OFF	
MB91F524KJBP MC		OFF	ON	
MB91F524KLBP MC			OFF	
MB91F523KWBPMC		ON	ON	
MB91F523KYBPMC			OFF	
MB91F523KJBP MC		OFF	ON	
MB91F523KLBP MC			OFF	
MB91F522KWBPMC		ON	ON	
MB91F522KYBPMC			OFF	
MB91F522KJBP MC		OFF	ON	
MB91F522KLBP MC			OFF	
MB91F526KS BPMC	None	ON	ON	
MB91F526KUBPMC			OFF	
MB91F526KH BPMC		OFF	ON	
MB91F526KK BPMC			OFF	
MB91F525KS BPMC		ON	ON	
MB91F525KUBPMC			OFF	
MB91F525KH BPMC		OFF	ON	
MB91F525KK BPMC			OFF	
MB91F524KS BPMC		ON	ON	
MB91F524KUBPMC			OFF	
MB91F524KH BPMC		OFF	ON	
MB91F524KK BPMC			OFF	
MB91F523KS BPMC		ON	ON	
MB91F523KUBPMC			OFF	
MB91F523KH BPMC		OFF	ON	
MB91F523KK BPMC			OFF	
MB91F522KS BPMC		ON	ON	
MB91F522KUBPMC			OFF	
MB91F522KH BPMC		OFF	ON	
MB91F522KK BPMC			OFF	

Part number	Sub clock	CSV Initial value	LVD Initial value	Package ^{*2}
MB91F526FWBPMC	Yes	ON	ON	LQI • 100 pin, Plastic
MB91F526FYBPMC			OFF	
MB91F526FJBPMC		OFF	ON	
MB91F526FLBPMC			OFF	
MB91F525FWBPMC		ON	ON	
MB91F525FYBPMC			OFF	
MB91F525FJBPMC		OFF	ON	
MB91F525FLBPMC			OFF	
MB91F524FWBPMC		ON	ON	
MB91F524FYBPMC			OFF	
MB91F524FJBPMC		OFF	ON	
MB91F524FLBPMC			OFF	
MB91F523FWBPMC		ON	ON	
MB91F523FYBPMC			OFF	
MB91F523FJBPMC		OFF	ON	
MB91F523FLBPMC			OFF	
MB91F522FWBPMC	None	ON	ON	
MB91F522FYBPMC			OFF	
MB91F522FJBPMC		OFF	ON	
MB91F522FLBPMC			OFF	
MB91F526FSBPMC		ON	ON	
MB91F526FUBPMC			OFF	
MB91F526FHBPMC		OFF	ON	
MB91F526FKBPMC			OFF	
MB91F525FSBPMC		ON	ON	
MB91F525FUBPMC			OFF	
MB91F525FHBPMC		OFF	ON	
MB91F525FKBPMC			OFF	
MB91F524FSBPMC		ON	ON	
MB91F524FUBPMC			OFF	
MB91F524FHBPMC		OFF	ON	
MB91F524FKBPMC			OFF	
MB91F523FSBPMC		ON	ON	
MB91F523FUBPMC			OFF	
MB91F523FHBPMC		OFF	ON	
MB91F523FKBPMC			OFF	
MB91F522FSBPMC		ON	ON	
MB91F522FUBPMC			OFF	
MB91F522FHBPMC		OFF	ON	
MB91F522FKBPMC			OFF	


Part number	Sub clock	CSV Initial value	LVD Initial value	Package ^{*2}
MB91F526FWCPMC	Yes	ON	ON	LQI • 100 pin, Plastic
MB91F526FYCPMC			OFF	
MB91F526JCPMC		OFF	ON	
MB91F526FLCPMC			OFF	
MB91F525FWCPMC		ON	ON	
MB91F525FYCPMC			OFF	
MB91F525JCPMC		OFF	ON	
MB91F525FLCPMC			OFF	
MB91F524FWCPMC		ON	ON	
MB91F524FYCPMC			OFF	
MB91F524JCPMC		OFF	ON	
MB91F524FLCPMC			OFF	
MB91F523FWCPMC		ON	ON	
MB91F523FYCPMC			OFF	
MB91F523JCPMC		OFF	ON	
MB91F523FLCPMC			OFF	
MB91F522FWCPMC		ON	ON	
MB91F522FYCPMC			OFF	
MB91F522JCPMC		OFF	ON	
MB91F522FLCPMC			OFF	
MB91F526FSCPMC	None	ON	ON	
MB91F526FUCPMC			OFF	
MB91F526HCPMC		OFF	ON	
MB91F526FKCPMC			OFF	
MB91F525FSCPMC		ON	ON	
MB91F525FUCPMC			OFF	
MB91F525HCPMC		OFF	ON	
MB91F525FKCPMC			OFF	
MB91F524FSCPMC		ON	ON	
MB91F524FUCPMC			OFF	
MB91F524HCPMC		OFF	ON	
MB91F524FKCPMC			OFF	
MB91F523FSCPMC		ON	ON	
MB91F523FUCPMC			OFF	
MB91F523HCPMC		OFF	ON	
MB91F523FKCPMC			OFF	
MB91F522FSCPMC		ON	ON	
MB91F522FUCPMC			OFF	
MB91F522HCPMC		OFF	ON	
MB91F522FKCPMC			OFF	

16. Ordering Information MB91F52xxxE

Part number	Sub clock	CSV Initial value	LVD Initial value	Package*
MB91F526LWEPMC	Yes	ON	ON	LQP • 176 pin, Plastic
MB91F526LJEPMC		OFF	ON	
MB91F525LWEPMC		ON	ON	
MB91F525LJEPMC		OFF	ON	
MB91F524LWEPMC		ON	ON	
MB91F524LJEPMC		OFF	ON	
MB91F523LWEPMC		ON	ON	
MB91F523LJEPMC		OFF	ON	
MB91F522LWEPMC		ON	ON	
MB91F522LJEPMC		OFF	ON	
MB91F526LSEPMC	None	ON	ON	LQS • 144 pin, (Lead pitch 0.5mm) Plastic
MB91F526LHEPMC		OFF	ON	
MB91F525LSEPMC		ON	ON	
MB91F525LHEPMC		OFF	ON	
MB91F524LSEPMC		ON	ON	
MB91F524LHEPMC		OFF	ON	
MB91F523LSEPMC		ON	ON	
MB91F523LHEPMC		OFF	ON	
MB91F522LSEPMC		ON	ON	
MB91F522LHEPMC		OFF	ON	
MB91F526KWEPMC	Yes	ON	ON	LQS • 144 pin, (Lead pitch 0.5mm) Plastic
MB91F526KJEPMC		OFF	ON	
MB91F525KWEPMC		ON	ON	
MB91F525KJEPMC		OFF	ON	
MB91F524KWEPMC		ON	ON	
MB91F524KJEPMC		OFF	ON	
MB91F523KWEPMC		ON	ON	
MB91F523KJEPMC		OFF	ON	
MB91F522KWEPMC		ON	ON	
MB91F522KJEPMC		OFF	ON	
MB91F526KSEPMC	None	ON	ON	LQS • 144 pin, (Lead pitch 0.5mm) Plastic
MB91F526KHEPMC		OFF	ON	
MB91F525KSEPMC		ON	ON	
MB91F525KHEPMC		OFF	ON	
MB91F524KSEPMC		ON	ON	
MB91F524KHEPMC		OFF	ON	
MB91F523KSEPMC		ON	ON	
MB91F523KHEPMC		OFF	ON	
MB91F522KSEPMC		ON	ON	
MB91F522KHEPMC		OFF	ON	

17. Package Dimensions


LQD064 , 64 Lead Plastic Low Profile Quad Flat Package



PACKAGE	LQD64		
SYMBOL	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.00	—	0.20
b	0.15	0.20	0.25
c	0.09	—	0.20
D	12.00 BSC.		
D1	10.00 BSC.		
e	0.50 BSC		
E	12.00 BSC.		
E1	10.00 BSC.		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
aaa	—	—	0.20
bbb	—	—	0.10
ccc	—	—	0.08
ddd	—	—	0.08
N	64		

NOTES

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS, BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

LQI100 , 100 Lead Plastic Low Profile Quad Flat Package


PACKAGE	LQI100		
SYMBOL	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.00	—	0.20
b	0.15	0.20	0.25
c	0.09	—	0.20
D	16.00 BSC.		
D1	14.00 BSC.		
e	0.50 BSC		
E	16.00 BSC.		
E1	14.00 BSC.		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
aaa	—	—	0.20
bbb	—	—	0.10
ccc	—	—	0.08
ddd	—	—	0.08
N	100		

NOTES

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

Page	Section	Change Results																																																																																																																																																																				
33	■PIN Description	A List of "Pin Description" modified. (Error) <table border="1"> <thead> <tr> <th colspan="6">Pin no.</th> <th>Pin Name</th> </tr> <tr> <th>64</th> <th>80</th> <th>100</th> <th>120</th> <th>144</th> <th>176</th> <th></th> </tr> </thead> <tbody> <tr> <td>-</td> <td>-</td> <td>94</td> <td>111</td> <td>131</td> <td>159</td> <td>P000</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>D16</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SIN1_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>TIOA0_1</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>INT2_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>P001</td> </tr> <tr> <td></td> <td></td> <td>75</td> <td>95</td> <td>112</td> <td>132</td> <td>160</td> <td>D17</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SOT1_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>TIOA1_1</td> </tr> </tbody> </table> (Correct) <table border="1"> <thead> <tr> <th colspan="6">Pin no.</th> <th>Pin Name</th> </tr> <tr> <th>64</th> <th>80</th> <th>100</th> <th>120</th> <th>144</th> <th>176</th> <th></th> </tr> </thead> <tbody> <tr> <td>-</td> <td>-</td> <td>94^{*1}</td> <td>111^{*1}</td> <td>131</td> <td>159</td> <td>P000</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>D16^{*4, *5}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SIN1_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>TIOA0_1^{*4}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>INT2_0</td> </tr> <tr> <td></td> <td></td> <td>75^{*1}</td> <td>95^{*1}</td> <td>112^{*1}</td> <td>132</td> <td>160</td> <td>P001</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>D17^{*3, *4, *5}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SOT1_0^{*3}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>TIOA1_1</td> </tr> </tbody> </table>							Pin no.						Pin Name	64	80	100	120	144	176		-	-	94	111	131	159	P000							D16							SIN1_0							TIOA0_1							INT2_0							P001			75	95	112	132	160	D17								SOT1_0								TIOA1_1	Pin no.						Pin Name	64	80	100	120	144	176		-	-	94 ^{*1}	111 ^{*1}	131	159	P000							D16 ^{*4, *5}							SIN1_0							TIOA0_1 ^{*4}							INT2_0			75 ^{*1}	95 ^{*1}	112 ^{*1}	132	160	P001							D17 ^{*3, *4, *5}							SOT1_0 ^{*3}							TIOA1_1
Pin no.						Pin Name																																																																																																																																																																
64	80	100	120	144	176																																																																																																																																																																	
-	-	94	111	131	159	P000																																																																																																																																																																
						D16																																																																																																																																																																
						SIN1_0																																																																																																																																																																
						TIOA0_1																																																																																																																																																																
						INT2_0																																																																																																																																																																
						P001																																																																																																																																																																
		75	95	112	132	160	D17																																																																																																																																																															
							SOT1_0																																																																																																																																																															
							TIOA1_1																																																																																																																																																															
Pin no.						Pin Name																																																																																																																																																																
64	80	100	120	144	176																																																																																																																																																																	
-	-	94 ^{*1}	111 ^{*1}	131	159	P000																																																																																																																																																																
						D16 ^{*4, *5}																																																																																																																																																																
						SIN1_0																																																																																																																																																																
						TIOA0_1 ^{*4}																																																																																																																																																																
						INT2_0																																																																																																																																																																
		75 ^{*1}	95 ^{*1}	112 ^{*1}	132	160	P001																																																																																																																																																															
						D17 ^{*3, *4, *5}																																																																																																																																																																
						SOT1_0 ^{*3}																																																																																																																																																																
						TIOA1_1																																																																																																																																																																

Page	Section	Change Results																																																																							
135	■Interrupt Vector Table	<p>"42" is deleted as shown below from the interrupt factor in Interrupt vector 144pin.</p> <p>(Error)</p> <table border="1"> <tr> <td>PPG2/3/12/13/22/ 23/32/33/42/43</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>16-bit free-run timer 2 (0 detection) / (compare clear)</td> <td>41</td> <td>29</td> <td>ICR 25</td> <td>358 H</td> <td>000F FF58 H</td> <td>25* 3</td> <td></td> </tr> </table> <p>(Correct)</p> <table border="1"> <tr> <td>PPG2/3/12/13/22/ 23/32/33/43</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>16-bit free-run timer 2 (0 detection) / (compare clear)</td> <td>41</td> <td>29</td> <td>ICR 25</td> <td>358 H</td> <td>000F FF58 H</td> <td>25* 3</td> <td></td> </tr> </table>							PPG2/3/12/13/22/ 23/32/33/42/43								16-bit free-run timer 2 (0 detection) / (compare clear)	41	29	ICR 25	358 H	000F FF58 H	25* 3		PPG2/3/12/13/22/ 23/32/33/43								16-bit free-run timer 2 (0 detection) / (compare clear)	41	29	ICR 25	358 H	000F FF58 H	25* 3																																		
PPG2/3/12/13/22/ 23/32/33/42/43																																																																									
16-bit free-run timer 2 (0 detection) / (compare clear)	41	29	ICR 25	358 H	000F FF58 H	25* 3																																																																			
PPG2/3/12/13/22/ 23/32/33/43																																																																									
16-bit free-run timer 2 (0 detection) / (compare clear)	41	29	ICR 25	358 H	000F FF58 H	25* 3																																																																			
137	■Interrupt Vector Table	<p>The interrupt factor in Interrupt vector 144pin modified as follows:</p> <p>(Error)</p> <table border="1"> <tr> <td>Base timer 1 IRQ0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Base timer 1 IRQ1</td> <td>61</td> <td>3D</td> <td>ICR 45</td> <td>308 H</td> <td>000F FF08 H</td> <td>45</td> <td>*5</td> </tr> <tr> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table> <p>(Correct)</p> <table border="1"> <tr> <td>Base timer 1 IRQ0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Base timer 1 IRQ1</td> <td>61</td> <td>3D</td> <td>ICR 45</td> <td>308 H</td> <td>000F FF08 H</td> <td>45</td> <td></td> </tr> <tr> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table>								Base timer 1 IRQ0								Base timer 1 IRQ1	61	3D	ICR 45	308 H	000F FF08 H	45	*5	-								-								Base timer 1 IRQ0								Base timer 1 IRQ1	61	3D	ICR 45	308 H	000F FF08 H	45		-								-							
Base timer 1 IRQ0																																																																									
Base timer 1 IRQ1	61	3D	ICR 45	308 H	000F FF08 H	45	*5																																																																		
-																																																																									
-																																																																									
Base timer 1 IRQ0																																																																									
Base timer 1 IRQ1	61	3D	ICR 45	308 H	000F FF08 H	45																																																																			
-																																																																									
-																																																																									
137	■Interrupt Vector Table	<p>The following sentence deleted from Interrupt vector 144pins.</p> <p>(Error)</p> <p>*5: It does not support the DMA transfer by the interrupt because of the RAM ECC bit error.</p>																																																																							

Page	Section	Change Results
220 to 223	16. Ordering Information	Added the following description. ■ORDERING INFORMATION MB91F52xxxE
Rev *D		
1	Features	<p>The following sentence should be modified as follows:</p> <p>(Error) Conversion time : 1μs</p> <p>(Correct) Conversion time : 1.4μs</p>
5,6,7,8,9 ,10	1. Product Lineup	<p>The following sentence should be modified as follows:</p> <p>(Error) *2: Detection voltage of the external low voltage detection reset (initial) is 2.8V±8% (2.576V to 3.024V). This detection voltage (2.576V) is below the minimum operation guarantee voltage (2.7V). Between this detection voltage and the minimum operation guarantee voltage, MCU functions are not guaranteed except for the low voltage detector. Note that although the detection level is below the minimum operation guarantee voltage, the LVD reset factor flag is set as the voltage drops below the detection level.</p> <p>(Correct) *2: The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.</p>