





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	76
Program Memory Size	448KB (448K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	56K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 37x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f523fscpmc-gse1



Product lineup comparison 144 pins

Product lineup comparison 144 pins							
	MB91F522K	MB91F523K	MB91F524K	MB91F525K	MB91F526K		
System Clock		On chip F	PLL Clock multi	ple method			
Minimum instruction execution time			12.5ns (80MHz	<u>z</u>)			
Flash Capacity (Program)	(256+64)KB	(384+64)KB	(512+64)KB	(768+64)KB	(1024+64)KB		
Flash Capacity (Data)		64KB					
RAM Capacity	(48+8)KB (64+8)KB (96+8)KB (128+8)K						
External BUS I/F	Yes						
(22address/16data/4cs)							
DMA Transfer			16ch				
16-bit Base Timer			2ch				
Free-run Timer		16	bit×3ch, 32bit×	3ch			
Input capture		16	bit×4ch, 32bit×	6ch			
Output Compare		16	bit×6ch, 32bit×	6ch			
16-bit Reload Timer			8ch				
PPG			16bit×44ch				
Up/down Counter			2ch				
Clock Supervisor			Yes				
External Interrupt			8ch×2units				
A/D converter		12bit×32cl	n (1unit), 12bit×	16ch (1unit)			
D/A converter (8bit)			2ch				
Multi-Function Serial Interface	12ch ^{*1}						
CAN		64m	sg×2ch/128ms	g×1ch			
Hardware Watchdog Timer			Yes				
CRC Formation			Yes				
Low-voltage detection reset			Yes				
Flash Security			Yes				
ECC Flash/WorkFlash			Yes				
ECC RAM			Yes				
Memory Protection Function (MPU)			Yes				
Floating point arithmetic (FPU)			Yes				
Real Time Clock (RTC)			Yes				
General-purpose port (#GPIOs)			120 ports				
SSCG			Yes				
Sub clock			Yes				
CR oscillator			Yes				
NMI request function			Yes				
OCD (On Chip Debug)			Yes				
TPU (Timing Protection Unit)	Yes						
Key code register			Yes				
Waveform generator			6ch				
Operation guaranteed temperature (T _A)			-40°C to +125°				
Power supply			2.7V to 5.5V *				
Package		l	_QS144, LQN1	44			

^{*1:} Only channel 3 and channel 4 support the I²C (fast mode/standard mode).

Only channel 5, channel 6, channel 7, channel 8, channel 10 and channel 11 support the I²C (standard mode).

^{*2:} The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.



3. Pin Description

		Pin	no.			Pin Name	Polarity	I/O circuit	Function* ⁹			
64	80	100	120	144	176	Name		types*8				
						P015	-		General-purpose I/O port			
-	-	-	-	2	2	D29	-	Α	External bus data bit29 I/O (0)			
						TRG0_0	-		PPG trigger 0 input (0)			
						P016	-		General-purpose I/O port			
-	-	-	-	3	3	D30	-	Α	External bus data bit30 I/O (0)			
						TRG1_0	-		PPG trigger 1 input (0)			
						P170	-	^	General-purpose I/O port			
-	-	-	-	-	4	PPG36_1	-	Α	PPG ch.36 output (1)			
						P017	-		General-purpose I/O port			
-	-	-	-	4	5	D31	-	Α	External bus data bit31 I/O (0)			
						TRG2_0	-		PPG trigger 2 input (0)			
					_	P171	-		General-purpose I/O port			
-	-	-	-	-	6	PPG37_1	-	Α	PPG ch.37 output (1)			
						P020	-		General-purpose I/O port			
						ASX *2, *3, *4, *5	-		External bus/Address strobe output			
2*1	2*1	2 ^{*1}	2*1	5	7	SIN3_1	-	F	Multi-function serial ch.3 serial data input (1)			
									TRG3_0	-		PPG trigger 3 input (0)
						TIN0_2	-		Reload timer ch.0 event input (2)			
						RTO5_1	-		Waveform generator ch.5 output pin (1)			
						P021	-		General-purpose I/O port			
						CS0X ^{*5}	-		External bus chip select 0 output			
-	-	-	3 *1	6	8	SOT3_1	-	Α	Multi-function serial ch.3 serial data output (1)			
						TRG6_1	-		PPG trigger 6 input (1)			
						TRG4_0	-		PPG trigger 4 input (0)			
						P022	-		General-purpose I/O port			
						CS1X ^{*5}	-		External bus chip select 1 output			
-	-	-	4 *1	7	9	SCK3_1	-	F	Multi-function serial ch.3 clock I/O (1)			
						TRG7_1	-		PPG trigger 7 input (1)			
						TRG5_0	-		PPG trigger 5 input (0)			
						P023	-		General-purpose I/O port			
						RDX *5			External bus/Read strobe output			
-	-	-	5 ^{*1}	8	10	SCS3_1	-	Α	Serial chip select 3 output (1)			
						PPG32_0	-		PPG ch.32 output (0)			
						TIN0_0	-		Reload timer ch.0 event input (0)			



■ Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

■ Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

■ Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
 - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.
- 3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

Document Number: 002-04662 Rev. *D



		Address offset val	ue / Register name		D 11	
Address -	+0	+1	+2	+3	Block	
000120 _н			[R/W] W 00000000 00000000			
000124 _н			Output Compare 6,7			
000128 _Н	_	32-bit OCU				
00012С _Н		OCCP8 00000000 00000000	[R/W] W 00000000 00000000			
000130н			[R/W] W 00000000 00000000		Output Compare 8,9 32-bit OCU	
000134н	_	_	OCSH89 [R/W] B,H,W 000	OCSL89 [R/W] B,H,W 000000		
000138 _H to		_	_	_	Reserved	
0001В4 _Н 0001В8 _Н	EPFR64 [R/W] B,H,W 00-	EPFR65 [R/W] B,H,W 0000-000	EPFR66 [R/W] B,H,W 000000	EPFR67 [R/W] B,H,W 0000		
0001BС _н	EPFR68 [R/W] B,H,W 0000	EPFR69 [R/W] B,H,W 0000	EPFR70 [R/W] B,H,W 00000	EPFR71 [R/W] B,H,W -0-0-0-0		
0001C0 _н	EPFR72 [R/W] B,H,W 000000-0	EPFR73 [R/W] B,H,W 00000000	EPFR74 [R/W] B,H,W 00000000	EPFR75 [R/W] B,H,W 00000000		
0001С4 _Н	EPFR76 [R/W] B,H,W 00000000	EPFR77 [R/W] B,H,W 000000	EPFR78 [R/W] B,H,W 00	EPFR79 [R/W] B,H,W 00000000	Extended port function register	
0001С8 _н	EPFR80 [R/W] B,H,W 00000	EPFR81 [R/W] B,H,W 00000000	EPFR82 [R/W] B,H,W 00000000	EPFR83 [R/W] B,H,W -0000000		
0001ССн	EPFR84 [R/W] B,H,W 00000000	EPFR85 [R/W] B,H,W 000000	EPFR86 [R/W] B,H,W 00000	EPFR87 [R/W] B,H,W 00		
0001D0 _н	EPFR88 [R/W] B,H,W 0	_	_	_		
0001D4 _н	_	_	_	_	Reserved	
0001D8 _H		4 [R/W] H XXXXXXXX		[R] H XXXXXXXX	- Reload Timer 4	
0001DC _н		4 [R/W] H XXXXXXXX	TMCSR4 [F 00000000	Reload Timer 4		
0001E0 _H to 0001EC _H	_	_	_	_	Reserved	
0001F0 _н		5 [R/W] H XXXXXXXX		[R] H XXXXXXXX	Polond Times 5	
0001F4 _Н		5 [R/W] H XXXXXXXX		R/W] B, H,W 0-000000	Reload Timer 5	



A al al as a a		Address offset value	ue / Register name		Block		
Address	+0	+1	+2	+3	BIOCK		
000F70 _Н	RCRH0 [W] H,W XXXXXXX	RCRL0 [W] B,H,W XXXXXXXX	UDCRH0 [R] H,W 00000000	UDCRL0 [R] B,H,W 00000000	Up/Down		
000F74 _H		R/W] B,H -0001000	_	CSR0 [R/W] B 00000000	Counter 0		
000F78 _H to 000F7C _H	-				Reserved		
000F80н	RCRH1 [W] H,W XXXXXXXX	RCRL1 [W] B,H,W XXXXXXXX	UDCRH1 [R] H,W 00000000	UDCRL1 [R] B,H,W 00000000	Up/Down		
000F84 _н		R/W] B,H 0-0001000	_	CSR1 [R/W] B 00000000	Counter 1		
000F88 _н	_	_	MSCH45 [R] B,H,W 00000000	MSCL45 [R/W] B,H,W 00	Input Capture 4,5 32-bit ICU Cycle and pulse width measurement control 45		
000F8С _н	_	— MSCH67 [R] B,H,W 00000000		MSCL67 [R/W] B,H,W 00	Input Capture 6,7 32-bit ICU Cycle and pulse width measurement control 67		
000F90 _н		OCCP10 00000000 00000000			Output Compare		
000F94 _н		OCCP11 00000000 00000000			32-bit OCU		
000F98 _н	_	_	OCSH1011 [R/W] B,H,W 000	OCSL1011 [R/W] B,H,W 000000	Output Compare 10,11 32-bit OCU		
000F9Сн	_	_	_	OCLS1011 [R/W] B,H,W 0000	OCU1011 Output level control register		
000FA0 _н		CPCLR5 111111111 11111111					
000FA4 _Н	TCDT5 [R/W] W 00000000 00000000 00000000						
000FA8н	TCCSH5 [R/W]B,H,W 000	TCCSL5 [R/W]B,H,W -1-00000	_	_	32-bit FRT		
000FAC _H to 000FCC _H	_	_	_	_	Reserved		



			Bu d			
Address	+0	+1	+2	+3	Block	
001В24 _Н	PDUT11 XXXXXXXX			I [R] H,W 11111111		
001B28 _Н	PCN211 [R 000000	=		[R/W] H,W 00000000	PPG11	
001B2C _н	PTPC11 [00000000	-	_	_		
001B30 _н	PCN12 [R 00000000	=		! [W] H,W XXXXXXXX		
001В34 _Н	PDUT12 XXXXXXXX			2 [R] H,W 11111111	DDC12	
001В38 _Н	PCN212 [F 000000	=		[R/W] H,W 00000000	PPG12	
001В3С _н	PTPC12 [00000000		_	_		
001В40 _Н	PCN13 [R. 00000000			[W] H,W		
001B44 _H	PDUT13 XXXXXXXX			3 [R] H,W 11111111	PPG13	
001B48 _Н	PCN213 [F 000000	- · · · · · · · · · · · · · · · · · · ·		PSDR13 [R/W] H,W 00000000 00000000		
001B4C _н	PTPC13 [00000000	R/W] H,W	_	_		
001B50 _Н	PCN14 [R. 00000000	=		[W] H,W		
001В54 _Н	PDUT14 XXXXXXXX	= =	PTMR14 11111111			
001В58 _Н	PCN214 [F		· · · · · · · · · · · · · · · · · · ·	[R/W] H,W 00000000	PPG14	
001B5C _н	PTPC14 [00000000	- ·	_	_		
001B60 _н	PCN15 [R 00000000	- · · · · · · · · · · · · · · · · · · ·		S [W] H,W XXXXXXXX		
001B64 _н	PDUT15 XXXXXXXX	• • •		5 [R] H,W 11111111		
001В68н	PCN215 [F 000000	•		[R/W] H,W 00000000	PPG15	
001B6C _н	PTPC15 (R/M/I H/M/		_	_		
001В70 _Н	PCN16 [R. 00000000	-		[W] H,W	PPG16	
001В74 _Н	PDUT16 XXXXXXXX			PTMR16 [R] H,W 11111111 11111111		



	Block				
+0	+1	+2	+3	Віоск	
				PPG27	
-	-			11 021	
-	-	_	_	PPG27	
-	=				
				DDGGG	
PCN228 [R/W] B,H,W 000000110				PPG28	
•	• '				
-	• ' '				
				PPG29	
PCN229 [R/W] B,H,W 000000110					
_	_	_	_		
-	• ' '				
				PPG30	
000000	110				
00000000	00000000	_	_		
•					
				PPG31	
PCN231 [R/W] B,H,W 000000110					
	• .	_	_		
				PPG32	
			PTMR32 [R] H,W 11111111 1111111		
	PDUT27 XXXXXXX PCN227 [R000000 PTPC27 [I 00000000 PTPC27 [I 00000000 PCN28 [R/ 00000000 PDUT28 XXXXXXXX PCN228 [R000000 PTPC28 [I 00000000 PCN29 [R/ 00000000 PCN29 [R/ 00000000 PCN29 [R/ 00000000 PDUT29 XXXXXXXX PCN229 [R000000 PTPC29 [I 00000000 PTPC29 [I 00000000 PTPC30 [R/ 00000000 PCN31 [R/ 00000000 PTPC30 [I 00000000 PTPC31 [I 00000000 PTPC31 [I 00000000 PTPC31 [I 000000000 PCN32 [R/ 000000000 PCN32 [R/ 000000000 PCN32 [R/ 0000000000 PCN32 [R/ 00000000000 PDUT32	PDUT27 [W] H,W XXXXXXXX XXXXXXX PCN227 [R/W] B,H,W000000110 PTPC27 [R/W] H,W 00000000 00000000 PCN28 [R/W] B,H,W 00000000 000000-0 PDUT28 [W] H,W XXXXXXX XXXXXXX PCN228 [R/W] B,H,W00000110 PTPC28 [R/W] B,H,W 00000000 00000000 PCN29 [R/W] B,H,W 00000000 00000000 PCN29 [R/W] B,H,W XXXXXXXX XXXXXXX PCN229 [R/W] B,H,W00000110 PTPC29 [R/W] B,H,W 000000000000000 PCN30 [R/W] B,H,W 00000000 00000000 PCN30 [R/W] B,H,W 00000000 00000000 PCN30 [R/W] B,H,W 00000000 00000000 PCN30 [R/W] B,H,W 00000000000000000000000000000000000	PDUT27 [W] H.W XXXXXXXX XXXXXXXX 1111111 PCN227 [RW] B,H,W -000000110 PTPC27 [RW] H,W 00000000 00000000 PCN28 [RW] B,H,W PCSR2 0000000 00000000 PDUT28 [W] H,W XXXXXXXXXXXXXXXXX PDUT28 [W] H,W PSDR28 00000110 PTPC28 [RW] B,H,W PCSR2 RW] B,H,W PCSR2 RW] B,H,W PCSR2 RW] B,H,W PCSR2 RW] B,H,W PCSR2 PDUT28 [RW] B,H,W PCSR2 PDUT29 [RW] B,H,W PCSR2 RXXXXXXXXXXXXXXXXXXXX PDUT29 [W] H,W PTMR2 XXXXXXXXXXXXXXXXXXX PDUT29 [RW] B,H,W PSDR29 000000110 PTPC29 [RW] B,H,W PCSR3 RO000000 0000000 PCN30 [RW] B,H,W PCSR3 RXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	+0	



	Interrupt	number			Default	
Interrupt factor		Hexa	Interrupt	Offset	address for	RN
·	Decimal	decimal	level		TBR	
Clock calibration unit (sub oscillation)						
Multi-function serial interface						
ch.9 (reception completed)	47	2F	ICR31	340 _H	000FFF40 _н	31* ^{1,} * ⁴
Multi-function serial interface						
ch.9 (status)						
A/D converter	48	30	ICR32	33C _H	000FFF3C _H	32
0/1/7/10/11/14/15/16/17/22/27/28/31	40	30	ICR32	SSCH	000FFF3CH	32
Clock calibration unit (CR oscillation)						
Multi-function serial interface	49	31	ICR33	338 _H	00055530	33
ch.9 (transmission completed)	49	31	ICKSS	330H	000FFF38 _н	33
16-bit OCU 0 (match) / 16-bit OCU 1 (match)						
32-bit Free-run timer 4	50	20	ICD24	224	00055524	34* ⁵
16-bit OCU 2 (match) / 16-bit OCU 3 (match)	50	32	ICR34	334н	000FFF34 _н	34"
16-bit OCU 4 (match) / 16-bit OCU 5 (match)	51	33	ICR35	330н	000FFF30 _н	35
32-bit ICU6 (fetching/measurement)						
Multi-function serial interface						
ch_10 (reception completed)	52	34	ICR36	32C _H	000FFF2C _H	36* ¹
Multi-function serial interface						
ch.10 (status)						
Multi-function serial interface	50	0.5	10007	200	00055500	0.7
ch 10 (transmission completed)	53	35	ICR37	328 _H	000FFF28 _H	37
32-bit ICU8 (fetching/measurement)						
Multi-function serial interface						
ch 11 (reception completed)	54	36	ICR38	324 _H	000FFF24 _H	38* ¹
Multi-function serial interface						
ch.11 (status)						
32-bit ICU9 (fetching/measurement)						
WG dead timer underflow 0 / 1/ 2		27	ICDAO	220	00055500	20
WG dead timer reload 0 / 1/ 2	55	37	ICR39	320 _H	000FFF20 _H	39
WG DTTI 0						
32-bit ICU4 (fetching/measurement)						
Multi-function serial interface	56	38	ICR40	31C _H	000FFF1C _H	40
ch_11 (transmission completed)						
32-bit ICU5 (fetching/measurement)						
A/D converter	57	39	ICR41	318 _H	000FFF18 _н	41
32/34/35/37/38/40/41/42/43/44/45/46/47						
32-bit OCU7/11 (match)	58	3A	ICR42	314 _H	000FFF14 _H	42
32-bit OCU8/9 (match)	59	3B	ICR43	310 _H	000FFF10 _H	43
-	60	3C	ICR44	30Сн	000FFF0C _H	_*6
-						
-	61	3D	ICR45	308 _H	000FFF08 _H	-
DMAC0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304 _H	000FFF04 _H	-
Delay interrupt	63	3F	ICR47	300 _H	000FFF00 _H	-
System reserved						
(Used for REALOS [™] *8)	64	40	-	2FC _H	000FFEFC _H	-
System reserved		4.4		050	00055550	
(Used for REALOS)	65	41	-	2F8 _H	000FFEF8 _H	-





	Interrupt number		Interrupt		Default	
Interrupt factor	Decimal	Hexa decimal	level.	Offset	address for TBR	RN
	66	42		2F4 _H	000FFEF4 _H	
Used with the INT instruction	1		-		1	-
	255	FF		000н	000FFC00 _H	

Note: It does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

- *1: It does not support a DMA transfer by the status of the multi-function serial interface and I²C reception.
- *2: Reload timer ch.4 to ch.7 do not support a DMA transfer by the interrupt.
- *3: PPG ch.24 to ch.47 do not support a DMA transfer by the interrupt.
- *4: The clock calibration unit does not support a DMA transfer by the interrupt.
- *5: 32-bit Free-run timer ch.3, ch.4 and ch.5 do not support a DMA transfer by the interrupt.
- *6: There is no resource corresponding to the interrupt level.
- *7: It does not support a DMA transfer by the external low-voltage detection interrupt.
- *8: REALOS is a trademark of Cypress.









	0 111	B:	0 1111	Va	lue		
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
SCS↑→SCK↑ setup time	t _{CSSE}	SCK1 to SCK11 SCS1 to SCS3, SCS40 to SCS43,		3t _{CPP} +30	-	ns	
SCK↓→SCS↓ hold time	t _{CSHE}	SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		+0	-	ns	
SCS deselect time	tcsde	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t _{CPP} +30	-	ns	External shift clock mode output pin:
SCS↑→SOT delay time	t _{DSE}	SCS1, SCS2, SCS50~SCS53, SCS60~SCS63, SCS70~SCS73, SCS8~SCS11 SOT1, SOT2, SOT5~SOT11		-	40	ns	C∟=50pF
		SCS3, SCS40~SCS43 SOT3,SOT4		-	300	ns	
SCS↓→SOT delay time	tdee	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11 SOT1 to SOT11	-	+0	-	ns	External shift clock mode output pin: C _L =50pF
SCK↑→SCS↑ clock switch time	tscc	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t _{CPP} -10	3t _{CPP} +50	ns	Internal shift clock mode Round operation output pin: C _L =50pF
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		3t _{CPP} -300	3t _{CPP} +50		2 1

^{*1:} t_{CSSU} =SCSTR:CSSU7-0×Serial chip select timing operating clock

Please see the hardware manual for details of above-mentioned *1,*2, and *3.

^{*2:} t_{CSHD}=SCSTR:CSHD7-0×Serial chip select timing operating clock


^{*3:} t_{CSDS}=SCSTR:CSDS15-0×Serial chip select timing operating clock
Regardless of the deselect time setting, once after the serial chip select pin becomes inactive, it will take
at least five peripheral bus clock cycles to be active again



(7) NMI input timing

 $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C, V_{CC} = AV_{CC} = 5.0V \pm 10\%/V_{CC} = AV_{CC} = 3.3V \pm 0.3V, V_{SS} = AV_{SS} = 0.0V)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
Farameter	Symbol	Fill Hallie	Conditions	Min Max		Oilit	Remarks
Input pulse width	t _{NMIL}	NMIX	_	4t _{CPP}	_	ns	



(8) Low voltage detection (External low-voltage detection)

 $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C, V_{SS}=AV_{SS}=0.0V)$

Downwater	Comple of	Pin	Conditions		Value		l lm:4	Domonico
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
Power supply voltage range	V_{DP5}		-	2.7	-	5.5	V	
Detection voltage ^{*3}	V _{DL}	VCC	*1	-8%	LVD5F _SEL [3:0]	+8%	V	LVD5F_SEL[3:0] are programmable. Refer to the hardware manual.
Hysteresis width	V _{HYS}			ı	0.1	ī	>	When power-supply voltage rises
Low voltage detection time	Td	1	-	1	-	30	μs	
Power supply voltage regulation	-	VCC	-	-2	-	2	V/ms	*2

^{*1:} If the fluctuation of the power supply is faster than the low voltage detection time, there is a possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

^{*2:} Please suppress the change of the power supply within the range of the power-supply voltage regulation to do a low voltage detection by detecting voltage (V_{DL}).

^{*3:} The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V).

This LVD setting cannot be used to reliably generate a reset before voltage dips below minimum guaranteed MCU operation voltage, as this detection level is below the minimum guaranteed MCU operation voltage (2.7V).

Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.




(12) External bus I/F (ready) Timing

 $(T_A: -40^{\circ}C \text{ to } +105^{\circ}C, V_{CC}=AV_{CC}=5.0V \pm 10\%/V_{CC}=AV_{CC}=3.3V\pm0.3V, V_{SS}=AV_{SS}=0.0V)$

(external load capacitance 50pF)

D	0	D:	Value		Unit	Remarks
Parameter	Symbol	Pin name	Min	Min Max		
Cycle time	t _{cyc}	SYSCLK	50	-	ns	If using RDY, set SYSCLK to 20 MHz or less.
RDY setup time → SYSCLK↑	t _{RDYS}	SYSCLK, RDY	28	-	ns	
SYSCLK↑→ RDY hold time	t _{RDYH}	SYSCLK, RDY	0	-	ns	






Part number	Sub clock	CSV Initial value	LVD Initial value	Package ^{*2}
MB91F526FWCPMC	Yes	ON	ON	
MB91F526FYCPMC			OFF	
MB91F526FJCPMC		OFF	ON	
MB91F526FLCPMC			OFF	
MB91F525FWCPMC		ON	ON	
MB91F525FYCPMC			OFF	
MB91F525FJCPMC		OFF	ON	
MB91F525FLCPMC			OFF	
MB91F524FWCPMC		ON	ON	
MB91F524FYCPMC			OFF	
MB91F524FJCPMC		OFF	ON	
MB91F524FLCPMC			OFF	
MB91F523FWCPMC		ON	ON	
MB91F523FYCPMC			OFF	
MB91F523FJCPMC		OFF	ON	
MB91F523FLCPMC			OFF	
MB91F522FWCPMC		ON	ON	
MB91F522FYCPMC			OFF	
MB91F522FJCPMC		OFF	ON	
MB91F522FLCPMC			OFF	LQI • 100 pin,
MB91F526FSCPMC	None	ON	ON	Plastic
MB91F526FUCPMC			OFF	
MB91F526FHCPMC		OFF	ON	
MB91F526FKCPMC			OFF	
MB91F525FSCPMC		ON	ON	
MB91F525FUCPMC			OFF	
MB91F525FHCPMC		OFF	ON	
MB91F525FKCPMC			OFF	
MB91F524FSCPMC		ON	ON	
MB91F524FUCPMC			OFF	
MB91F524FHCPMC		OFF	ON	
MB91F524FKCPMC			OFF	
MB91F523FSCPMC		ON	ON	
MB91F523FUCPMC]		OFF	
MB91F523FHCPMC]	OFF	ON	
MB91F523FKCPMC]		OFF	
MB91F522FSCPMC		ON	ON	
MB91F522FUCPMC			OFF	
MB91F522FHCPMC		OFF	ON	
MB91F522FKCPMC			OFF	



17. Package Dimensions

LQD064, 64 Lead Plastic Low Profile Quad Flat Package



PACKAGE		LQD64	
SYMBOL	MIN.	NOM.	MAX.
Α	_	_	1.70
A1	0.00	_	0.20
b	0.15	0.20	0.25
С	0.09	_	0.20
D	1	2.00 BSC	,
D1	1	0.00 BSC) ,
е		0.50 BSC	
E	1	2.00 BSC	; ·
E1	1	0.00 BSC	;
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
aaa	_	_	0.20
bbb			0.10
ccc			0.08
ddd		_	0.08
N	64		


NOTES

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)

 ADATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING
 LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- ADDIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- ⚠REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 10 A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.



LQS144, 144 Lead Plastic Low Profile Quad Flat Package



PACKAGE		LQS144	
SYMBOL	MIN.	NOM.	MAX.
A		_	1.70
A1	0.06	_	0.26
b	0.17	0.22	0.27
C	0.09		0.20
D	2	2.00 BS0) .
D1	2	0.00 BS0	
æ		0.50 BSC	;
E	2	2.00 BS0).
E1	2	0.00 BS0	``
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
aaa	_		0.20
bbb			0.10
ccc		_	0.08
ddd			0.08
N		144	

NOTES

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm) ⚠DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ATO BE DETERMINED AT SEATING PLANE C.
- SDIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 - ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- **6** DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS DI AND EI ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP
- 10 A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.



■ Workaround

It is necessary to satisfy the below both conditions of (1) and (2).

- (1) Interrupt levels that are used as sources for recovering from the watch mode (power off) are '31', before CPU state changes to the watch mode (power off)
- (2) Don't use NMIX pin as source for recovering from the watch mode (power off)

■ Fix Status

Will not be planned

Document Number: 002-04662 Rev. *D



19. Major Changes

Page	Section	Change Results
Revision 1	1.0	
-	-	Initial release
Revision 2	2.0	
3	■FEATURES	Corrected the following description. 5V tolerant input: 4 channels ch.6, ch.8, ch.9, ch.11 Automotive input
		hysteresis input
33 to 36	■I/O CIRCUIT TYPE	Corrected the following description to "Type F, G, I, J, K, M". Schmitt input \rightarrow CMOS hysteresis input Corrected the following description to "Type D, E". I ² C Schmitt input \rightarrow I ² C hysteresis input
44 to 49	■BLOCK DIAGRAM	Corrected the following description. •MB91F522B, MB91F523B, MB91F524B, MB91F525B, MB91F526B •MB91F522D, MB91F523D, MB91F524D, MB91F525D, MB91F526D •MB91F522F, MB91F523F, MB91F524F, MB91F525F, MB91F526F •MB91F522J, MB91F523J, MB91F524J, MB91F525J, MB91F526J •MB91F526J •MB91F522K, MB91F523K, MB91F524K, MB91F525K, MB91F526K •MB91F526L
138	■ELECTRICAL CHARACTERISTICS 2. Recommended operating conditions	Added the following description. *1 : When it is used outside recommended operation guarantee range (range of the operation guarantee),contact your sales representative. Moreover, minimum value with an effective external low-voltage detection reset becomes a voltage until generating low-voltage detection reset
139,140	■ELECTRICAL CHARACTERISTICS 3.DC characteristics	Corrected the value of "ICCT5 When using sub clock 32kHz TA=+25°C ". Max 1420µA → Max 2000µA
139	■ELECTRICAL CHARACTERISTICS 3.DC characteristics	Corrected the value of "Power supply voltage range". (TA:-40°C to +105°C,Vcc=AVcc=2.7V to 5.5V,VSS=AVSS=0.0V) (T _A :-40°C to +105°C,Vcc=AVcc=5.0V±10%/3.3V±0.3V,V _{SS} =AV _{SS} =0.0V)
140,141	■ELECTRICAL CHARACTERISTICS 3.DC characteristics	Corrected the value of "Power supply voltage range". $ (T_A:-40^{\circ}C \text{ to } +125^{\circ}C,Vcc=AVcc=2.7V \text{ to } \\ 5.5V,VSS=AVSS=0.0V) \\ \downarrow \\ (T_A:-40^{\circ}C \text{ to } \\ +125^{\circ}C,Vcc=AVcc=5.0V\pm10\%/3.3V\pm0.3V,V_{SS}=AV_{SS}=0.0V) \\ V) $
141	■ELECTRICAL CHARACTERISTICS 3.DC characteristics	Corrected the value of " Pull-up resistance R _{UP1} ". Vcc=3.3V±0.3V Min 49 Max 140 →Min 45 Max 140



Page	Section	Change Results
		A List of "Pin Description" modified.
		(Error)
		Function*2
		General-purpose I/O port
		External Bus chip select 3 output pin(0)
		Input capture ch.9 input pin(0)
		PPG ch.0 output pin(1)
		Input capture ch.0 input pin(1)
		Reload timer ch.5 event input pin(1)
24	■PIN Description	Waveform generator ch.0 to ch.5 input pin(2)
		(Correct)
		Function ^{*9}
		General-purpose I/O port
		External Bus chip select 3 output pin
		Input capture ch.9 input pin(0)
		PPG ch.0 output pin(1)
		Input capture ch.0 input pin(1)
		Reload timer ch.5 event input pin(1)
		Waveform generator ch.0 to ch.5 input pin(2)



Page	Section	Change Results				
		The following sentence modified as following: (Error)				
		High-speed mode*3 Unit Remarks Min Max				
184	11. Electrical Characteristics	Notes: Only ch.3 and ch.4 are standard mode/high-speed mode correspondence.				
104	AC Characteristics (4-4) I2C timing	*3: A high-speed mode I ² C bus device can be used				
		(Correct) Fast mode*3				
		Notes: Only ch.3 and ch.4 are standard mode/fast mode correspondence.				
		*3: A fast mode I ² C bus device can be used The following sentence modified in the Detection voltage as following:				
		(Error)				
		Min Typ Max Unit Remarks				
		2.7 - 5.5 V				
187	11. Electrical Characteristics (8) Low voltage detection (External low-voltage detection)	-8% 2.8 +8% V When power-supply voltage falls and detection level is set initially				
	low-voitage detection)	(Correct)				
		Value Unit Remarks				
		Min Typ Max				
		2.7 - 5.5 V LVD5F_SEL[3:0] are				
		-8% LVD5F				
		The following sentence modified as following:				
188	11. Electrical Characteristics (9) Low voltage detection (RAM retention low-voltage detection)	(Error) (9) Low voltage detection (Internal low-voltage detection)				
		(Correct)				
		(9) Low voltage detection (RAM retention low-voltage detection)				