



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, EBI/EMI, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	120
Program Memory Size	448KB (448K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	56K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 48x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb91f523kscpmc1-gse2">https://www.e-xfl.com/product-detail/infineon-technologies/mb91f523kscpmc1-gse2</a>

Pin no.						Pin Name	Polarity	I/O circuit types* <sup>8</sup>	Function* <sup>9</sup>
64	80	100	120	144	176				
-	-	-	28 <sup>*1</sup>	31	39	P050	-	A	General-purpose I/O port
						A18 <sup>*5</sup>	-		External bus/Address bit18 output
						TRG5_1	-		PPG trigger 5 input (1)
						PPG33_0	-		PPG ch.33 output (0)
-	-	-	-	32	40	P051	-	A	General-purpose I/O port
						A19	-		External bus/Address bit19 output
						TRG9_0	-		PPG trigger 9 input (0)
-	-	-	-	33	41	P052	-	A	General-purpose I/O port
						A20	-		External bus/Address bit20 output
						PPG34_0	-		PPG ch.34 output (0)
						INT14_0	-		INT14 External interrupt input (0)
16 <sup>*1</sup>	19 <sup>*1</sup>	24 <sup>*1</sup>	29 <sup>*1</sup>	34	42	P053	-	B	General-purpose I/O port
						A21 <sup>*2, *3, *4, *5</sup>	-		External bus/Address bit21 output
						AN44	-		ADC analog 44 input
						PPG35_0	-		PPG ch.35 output (0)
						INT14_1	-		INT14 External interrupt input (1)
						SCK0_1	-		Multi-function serial ch.0 clock I/O (1)
-	-	-	-	35	43	P054	-	A	General-purpose I/O port
						SYSCLK	-		External bus/System clock output
						PPG36_0	-		PPG ch.36 output (0)
17 <sup>*1</sup>	22 <sup>*1</sup>	27 <sup>*1</sup>	32 <sup>*1</sup>	38	46	P055	-	G	General-purpose I/O port
						CS2X <sup>*2, *3, *4, *5</sup>	-		External bus chip select 2 output
						SIN10_0	-		Multi-function serial ch.10 serial data input (0)
						AN43	-		ADC analog 43 input
						PPG37_0	-		PPG ch.37 output (0)
						TIN4_1	-		Reload timer ch.4 event input (1)
-	-	-	-	-	47	P180	-	A	General-purpose I/O port
						PPG40_0	-		PPG ch.40 output (0)
-	-	-	-	-	48	P181	-	A	General-purpose I/O port
						PPG41_0	-		PPG ch.41 output (0)
-	-	-	33 <sup>*1</sup>	39	49	P056	-	A	General-purpose I/O port
						CS3X <sup>*5</sup>	-		External bus chip select 3 output
						ICU9_0	-		Input capture ch.9 input (0)
						PPG0_1	-		PPG ch.0 output (1)
						ICU0_1	-		Input capture ch.0 input (1)
						TIN5_1	-		Reload timer ch.5 event input (1)
						DTTI_2	-		Waveform generator ch.0-ch.5 input pin (2)

Pin no.						Pin Name	Polarity	I/O circuit types <sup>*8</sup>	Function <sup>*9</sup>
64	80	100	120	144	176				
-	-	-	-	76	94	P092	-	B	General-purpose I/O port
						AN6	-		ADC analog 6 input
						PPG40_1	-		PPG ch.40 output (1)
						ICU2_0	-		Input capture ch.2 input (0)
						TOT0_1	-		Reload timer ch.0 output (1)
-	-	-	-	-	95	P192	-	A	General-purpose I/O port
						PPG24_1	-		PPG ch.24 output (1)
						TOT1_1	-		Reload timer ch.1 output (1)
34 ^1	42 ^1	52	62	77	96	P093	-	J	General-purpose I/O port
						TX0_1	-		CAN transmission data 0 output (1)
						SIN11_0	-		Multi-function serial ch.11 serial data input (0)
						AN7	-		ADC analog 7 input
						ICU4_2	-		Input capture ch.4 input (2)
						PPG16_1	-		PPG ch.16 output (1)
						ICU3_0	-		Input capture ch.3 input (0)
						TOT2_1 ^2, ^3	-		Reload timer ch.2 output (1)
-	-	-	-	78	97	P094	-	B	General-purpose I/O port
						AN8	-		ADC analog 8 input
						ICU4_0	-		Input capture ch.4 input (0)
						TOT3_1	-		Reload timer ch.3 output (1)
-	-	53	63	79	98	P095	-	B	General-purpose I/O port
						TX0(128)	-		CAN transmission data 0 output
						SCS11_0	-		Serial chip select 11 I/O (0)
						AN9	-		ADC analog 9 input
35	43	54	64	80	99	P096	-	G	General-purpose I/O port
						RX0(128)	-		CAN reception data 0 input
						SOT11_0 / SDA11	-		Multi-function serial ch.11 serial data output (0)/I <sup>2</sup> C bus serial data I/O
						AN10	-		ADC analog 10 input
						INT0_0	-		INT0 External interrupt input (0)
36	44	55	65	81	100	P097	-	G	General-purpose I/O port
						SCK11_0 / SCL11	-		Multi-function serial ch.11 clock I/O (0)/I <sup>2</sup> C bus serial clock I/O
						AN11	-		ADC analog 11 input
						ICU5_0	-		Input capture ch.5 input (0)
						PPG17_1	-		PPG ch.17 output (1)

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001804 <sub>H</sub>	—	— /(SCSFR24) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR14) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR04) [R/W] B,H,W ----- * <sup>3</sup>	Multi-UART4
001808 <sub>H</sub>	—/(TBYTE34)/ (LAMESR4) [R/W] B,H,W ----- * <sup>3</sup>	—/(TBYTE24)/ (LAMERT4) [R/W] B,H,W ----- * <sup>3</sup>	—/(TBYTE14)/ (LAMIER4) [R/W] B,H,W ----- * <sup>3</sup>	TBYTE04/(LAMRID4) / (LAMTID4) [R/W] B,H,W 00000000	*3: Reserved because CSIO mode is not set immediately after reset.
00180C <sub>H</sub>	BGR4[R/W] H, W 00000000 00000000		— /(ISMK4)[R/W] B,H,W ----- * <sup>2</sup>	— /(ISBA4)[R/W] B,H,W ----- * <sup>2</sup>	*4: Reserved because LIN2.1 mode is not set immediately after reset.
001810 <sub>H</sub>	FCR14[R/W] B,H,W ---00100	FCR04[R/W] B,H,W -0000000	FBYTE4[R/W] B,H,W 00000000 00000000		Multi-UART5
001814 <sub>H</sub>	FTICR4[R/W] B,H,W 00000000 00000000		—	—	
001818 <sub>H</sub>	SCR5/(IBCR5) [R/W] B,H,W 0--00000	SMR5[R/W] B,H,W 000-00-0	SSR5[R/W] B,H,W 0-000011	ESCR5/(IBSR5)[R/W] ] B,H,W 00000000	
00181C <sub>H</sub>	— /(RDR15/(TDR15))[R/W] B,H,W ----- * <sup>3</sup>		RDR05/(TDR05)[R/W] B,H,W -----0 00000000 * <sup>1</sup>		
001820 <sub>H</sub>	SACSR5[R/W] B,H,W 0---000 00000000		STMR5[R] B,H,W 00000000 00000000		*1: Byte access is possible only for access to lower 8 bits.
001824 <sub>H</sub>	STMCR5[R/W] B,H,W 00000000 00000000		— /(SCSCR5/SFUR5)[R/W] B,H,W ----- * <sup>3</sup> * <sup>4</sup>		
001828 <sub>H</sub>	— /(SCSTR35)/ (LAMSR5) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR25)/ (LAMCR5) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR15)/ (SFLR15) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR05)/ (SFLR05) [R/W] B,H,W ----- * <sup>3</sup>	*2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.
00182C <sub>H</sub>	—	— /(SCSFR25) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR15) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR05) [R/W] B,H,W ----- * <sup>3</sup>	*3: Reserved because CSIO mode is not set immediately after reset.
001830 <sub>H</sub>	—/(TBYTE35)/ (LAMESR5) [R/W] B,H,W ----- * <sup>3</sup>	—/(TBYTE25)/ (LAMERT5) [R/W] B,H,W ----- * <sup>3</sup>	—/(TBYTE15)/ (LAMIER5) [R/W] B,H,W ----- * <sup>3</sup>	TBYTE05/(LAMRID5) / (LAMTID5) [R/W] B,H,W 00000000	*4: Reserved because LIN2.1 mode is not set immediately after reset.
001834 <sub>H</sub>	BGR5[R/W] H, W 00000000 00000000		— /(ISMK5)[R/W] B,H,W ----- * <sup>2</sup>	— /(ISBA5)[R/W] B,H,W ----- * <sup>2</sup>	
001838 <sub>H</sub>	FCR15[R/W] B,H,W ---00100	FCR05[R/W] B,H,W -0000000	FBYTE5[R/W] B,H,W 00000000 00000000		
00183C <sub>H</sub>	FTICR5[R/W] B,H,W 00000000 00000000		—	—	

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
001878H	— /(SCSTR37)/ (LAMSR7) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSTR27)/ (LAMCR7) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSTR17)/ (SFLR17) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSTR07)/ (SFLR07) [R/W] B,H,W ----- <sup>*3</sup>	Multi-UART7  *3: Reserved because CSIO mode is not set immediately after reset.	
00187CH	—	— /(SCSFR27) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSFR17) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSFR07) [R/W] B,H,W ----- <sup>*3</sup>	*4: Reserved because LIN2.1 mode is not set immediately after reset.	
001880H	—/(TBYTE37)/ (LAMESR7) [R/W] B,H,W ----- <sup>*3</sup>	—/(TBYTE27)/ (LAMERT7) [R/W] B,H,W ----- <sup>*3</sup>	—/(TBYTE17)/ (LAMIERT7) [R/W] B,H,W ----- <sup>*3</sup>	TBYTE07/(LAMRID7) / (LAMTID7) [R/W] B,H,W 00000000		
001884H	BGR7[R/W] H, W 00000000 00000000		— /(ISMK7)[R/W] B,H,W ----- <sup>*2</sup>	— /(ISBA7)[R/W] B,H,W ----- <sup>*2</sup>		
001888H	FCR17[R/W] B,H,W ---00100	FCR07[R/W] B,H,W -0000000	FBYTE7[R/W] B,H,W 00000000 00000000			
00188CH	FTICR7[R/W] B,H,W 00000000 00000000		—	—		
001890H	SCR8/(IBCR8) [R/W] B,H,W 0--00000	SMR8[R/W] B,H,W 000-00-0	SSR8[R/W] B,H,W 0-000011	ESCR8/(IBSR8)[R/W] ] B,H,W 00000000		
001894H	— /(RDR18/(TDR18))[R/W] B,H,W ----- <sup>*3</sup>		RDR08/(TDR08)[R/W] B,H,W -----0 00000000 <sup>*1</sup>		*1: Byte access is possible only for access to lower 8 bits.  *2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.  *3: Reserved because CSIO mode is not set immediately after reset.	
001898H	SACSR8[R/W] B,H,W 0---000 00000000		STMR8[R] B,H,W 00000000 00000000			
00189CH	STMCR8[R/W] B,H,W 00000000 00000000		— /(SCSCR8/SFUR8)[R/W] B,H,W ----- <sup>*3 *4</sup>			
0018A0H	— /(SCSTR38)/ (LAMSR8) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSTR28)/ (LAMCR8) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSTR18)/ (SFLR18) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSTR08)/ (SFLR08) [R/W] B,H,W ----- <sup>*3</sup>		
0018A4H	—	— /(SCSFR28) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSFR18) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSFR08) [R/W] B,H,W ----- <sup>*3</sup>	*4: Reserved because LIN2.1 mode is not set immediately after reset.	
0018A8H	—/(TBYTE38)/ (LAMESR8) [R/W] B,H,W ----- <sup>*3</sup>	—/(TBYTE28)/ (LAMERT8) [R/W] B,H,W ----- <sup>*3</sup>	—/(TBYTE18)/ (LAMIERT8) [R/W] B,H,W ----- <sup>*3</sup>	TBYTE08/(LAMRID8) / (LAMTID8) [R/W] B,H,W 00000000		
0018ACH	BGR8[R/W] H,W 00000000 00000000		— /(ISMK8)[R/W] B,H,W ----- <sup>*2</sup>	— /(ISBA8)[R/W] B,H,W ----- <sup>*2</sup>		

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
001928 <sub>H</sub>	FCR111[R/W] B,H,W ---00100	FCR011[R/W] B,H,W -0000000	FBYTE11[R/W] B,H,W 00000000 00000000		Multi-UART11	
00192C <sub>H</sub>	FTICR11[R/W] B,H,W 00000000 00000000		—	—		
001930 <sub>H</sub> to 0019D8 <sub>H</sub>	—	—	—	—	Reserved	
0019DC <sub>H</sub>	—	GATEC0 [R/W] B,H,W -----00	—	GATEC2 [R/W] B,H,W -----00	PPG GATE control	
0019E0 <sub>H</sub>	—	GATEC4 [R/W] B,H,W -----00	—	—		
0019E4 <sub>H</sub>	—	—	—	—	Reserved	
0019E8 <sub>H</sub>	GTRS0 [R/W] B,H,W -0000000 -0000000		GTRS1 [R/W] B,H,W -0000000 -0000000		PPG controller	
0019EC <sub>H</sub>	GTRS2 [R/W] B,H,W -0000000 -0000000		GTRS3 [R/W] B,H,W -0000000 -0000000			
0019F0 <sub>H</sub>	GTRS4 [R/W] B,H,W -0000000 -0000000		GTRS5 [R/W] B,H,W -0000000 -0000000			
0019F4 <sub>H</sub>	GTRS6 [R/W] B,H,W -0000000 -0000000		GTRS7 [R/W] B,H,W -0000000 -0000000			
0019F8 <sub>H</sub>	GTRS8 [R/W] B,H,W -0000000 -0000000		GTRS9 [R/W] B,H,W -0000000 -0000000			
0019FC <sub>H</sub>	GTRS10 [R/W] B,H,W -0000000 -0000000		GTRS11 [R/W] B,H,W -0000000 -0000000		PPG controller	
001A00 <sub>H</sub>	GTRS12 [R/W] B,H,W -0000000 -0000000		GTRS13 [R/W] B,H,W -0000000 -0000000			
001A04 <sub>H</sub>	GTRS14 [R/W] B,H,W -0000000 -0000000		GTRS15 [R/W] B,H,W -0000000 -0000000			
001A08 <sub>H</sub>	GTRS16 [R/W] B,H,W -0000000 -0000000		GTRS17 [R/W] B,H,W -0000000 -0000000			
001A0C <sub>H</sub>	GTRS18 [R/W] B,H,W -0000000 -0000000		GTRS19 [R/W] B,H,W -0000000 -0000000			
001A10 <sub>H</sub>	GTRS20 [R/W] B,H,W -0000000 -0000000		GTRS21 [R/W] B,H,W -0000000 -0000000			
001A14 <sub>H</sub>	GTRS22 [R/W] B,H,W -0000000 -0000000		GTRS23 [R/W] B,H,W -0000000 -0000000		Reserved	
001A18 <sub>H</sub> to 001A2C <sub>H</sub>	—	—	—	—		

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
001AD0 <sub>H</sub>	PCN6 [R/W] B,H,W 00000000 000000-0		PCSR6 [W] H,W XXXXXXXX XXXXXXXX		PPG6	
001AD4 <sub>H</sub>	PDUT6 [W] H,W XXXXXXXX XXXXXXXX		PTMR6 [R] H,W 11111111 11111111			
001AD8 <sub>H</sub>	PCN206 [R/W] B,H,W --000000 ----110		PSDR6 [R/W] H,W 00000000 00000000			
001ADC <sub>H</sub>	PTPC6 [R/W] H,W 00000000 00000000		—	—		
001AE0 <sub>H</sub>	PCN7 [R/W] B,H,W 00000000 000000-0		PCSR7 [W] H,W XXXXXXXX XXXXXXXX		PPG7	
001AE4 <sub>H</sub>	PDUT7 [W] H,W XXXXXXXX XXXXXXXX		PTMR7 [R] H,W 11111111 11111111			
001AE8 <sub>H</sub>	PCN207 [R/W] B,H,W --000000 ----110		PSDR7 [R/W] H,W 00000000 00000000			
001AEC <sub>H</sub>	PTPC7 [R/W] H,W 00000000 00000000		—	—		
001AF0 <sub>H</sub>	PCN8 [R/W] B,H,W 00000000 000000-0		PCSR8 [W] H,W XXXXXXXX XXXXXXXX		PPG8	
001AF4 <sub>H</sub>	PDUT8 [W] H,W XXXXXXXX XXXXXXXX		PTMR8 [R] H,W 11111111 11111111			
001AF8 <sub>H</sub>	PCN208 [R/W] B,H,W --000000 ----110		PSDR8 [R/W] H,W 00000000 00000000			
001AFC <sub>H</sub>	PTPC8 [R/W] H,W 00000000 00000000		—	—		
001B00 <sub>H</sub>	PCN9 [R/W] B,H,W 00000000 000000-0		PCSR9 [W] H,W XXXXXXXX XXXXXXXX		PPG9	
001B04 <sub>H</sub>	PDUT9 [W] H,W XXXXXXXX XXXXXXXX		PTMR9 [R] H,W 11111111 11111111			
001B08 <sub>H</sub>	PCN209 [R/W] B,H,W --000000 ----110		PSDR9 [R/W] H,W 00000000 00000000			
001B0C <sub>H</sub>	PTPC9 [R/W] H,W 00000000 00000000		—	—		
001B10 <sub>H</sub>	PCN10 [R/W] B,H,W 00000000 000000-0		PCSR10 [W] H,W XXXXXXXX XXXXXXXX		PPG10	
001B14 <sub>H</sub>	PDUT10 [W] H,W XXXXXXXX XXXXXXXX		PTMR10 [R] H,W 11111111 11111111			
001B18 <sub>H</sub>	PCN210 [R/W] B,H,W --000000 ----110		PSDR10 [R/W] H,W 00000000 00000000		PPG10	
001B1C <sub>H</sub>	PTPC10 [R/W] H,W 00000000 00000000		—	—		
001B20 <sub>H</sub>	PCN11 [R/W] B,H,W 00000000 000000-0		PCSR11 [W] H,W XXXXXXXX XXXXXXXX		PPG11	

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001BCC <sub>H</sub>	PTPC21 [R/W] H,W 00000000 00000000	—	—	—	PPG21
001BD0 <sub>H</sub>	PCN22 [R/W] B,H,W 00000000 000000-0	PCSR22 [W] H,W XXXXXXXX XXXXXXXX	PTMR22 [R] H,W 11111111 11111111	PSDR22 [R/W] H,W 00000000 00000000	PPG22
001BD4 <sub>H</sub>	PDUT22 [W] H,W XXXXXXXX XXXXXXXX				
001BD8 <sub>H</sub>	PCN222 [R/W] B,H,W --000000 ----110				
001BDC <sub>H</sub>	PTPC22 [R/W] H,W 00000000 00000000	—	—		
001BE0 <sub>H</sub>	PCN23 [R/W] B,H,W 00000000 000000-0	PCSR23 [W] H,W XXXXXXXX XXXXXXXX	PTMR23 [R] H,W 11111111 11111111	PSDR23 [R/W] H,W 00000000 00000000	PPG23
001BE4 <sub>H</sub>	PDUT23 [W] H,W XXXXXXXX XXXXXXXX				
001BE8 <sub>H</sub>	PCN223 [R/W] B,H,W --000000 ----110				
001BEC <sub>H</sub>	PTPC23 [R/W] H,W 00000000 00000000	—	—		
001BF0 <sub>H</sub>	PCN24 [R/W] B,H,W 00000000 000000-0	PCSR24 [W] H,W XXXXXXXX XXXXXXXX	PTMR24 [R] H,W 11111111 11111111	PSDR24 [R/W] H,W 00000000 00000000	PPG24
001BF4 <sub>H</sub>	PDUT24 [W] H,W XXXXXXXX XXXXXXXX				
001BF8 <sub>H</sub>	PCN224 [R/W] B,H,W --000000 ----110				
001BFC <sub>H</sub>	PTPC24 [R/W] H,W 00000000 00000000	—	—		
001C00 <sub>H</sub>	PCN25 [R/W] B,H,W 00000000 000000-0	PCSR25 [W] H,W XXXXXXXX XXXXXXXX	PTMR25 [R] H,W 11111111 11111111	PSDR25 [R/W] H,W 00000000 00000000	PPG25
001C04 <sub>H</sub>	PDUT25 [W] H,W XXXXXXXX XXXXXXXX				
001C08 <sub>H</sub>	PCN225 [R/W] B,H,W --000000 ----110				
001C0C <sub>H</sub>	PTPC25 [R/W] H,W 00000000 00000000	—	—		
001C10 <sub>H</sub>	PCN26 [R/W] B,H,W 00000000 000000-0	PCSR26 [W] H,W XXXXXXXX XXXXXXXX	PTMR26 [R] H,W 11111111 11111111	PSDR26 [R/W] H,W 00000000 00000000	PPG26
001C14 <sub>H</sub>	PDUT26 [W] H,W XXXXXXXX XXXXXXXX				
001C18 <sub>H</sub>	PCN226 [R/W] B,H,W --000000 ----110				
001C1C <sub>H</sub>	PTPC26 [R/W] H,W 00000000 00000000	—	—		
001C20 <sub>H</sub>	PCN27 [R/W] B,H,W 00000000 000000-0	PCSR27 [W] H,W XXXXXXXX XXXXXXXX	PPG27	PSDR27 [R/W] H,W 00000000 00000000	PPG27

176 pins

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexadecimal				
Reset	0	0	-	3FC <sub>H</sub>	000FFFFC <sub>H</sub>	-
System reserved	1	1	-	3F8 <sub>H</sub>	000FFFF8 <sub>H</sub>	-
System reserved	2	2	-	3F4 <sub>H</sub>	000FFFF4 <sub>H</sub>	-
System reserved	3	3	-	3F0 <sub>H</sub>	000FFFF0 <sub>H</sub>	-
System reserved	4	4	-	3ECh	000FFFECh	-
FPU exception	5	5	-	3E8 <sub>H</sub>	000FFFE8 <sub>H</sub>	-
Exception of instruction access protection violation	6	6	-	3E4 <sub>H</sub>	000FFFE4 <sub>H</sub>	-
Exception of data access protection violation	7	7	-	3E0 <sub>H</sub>	000FFFE0 <sub>H</sub>	-
Data access error interrupt	8	8	-	3DC <sub>H</sub>	000FFFFDC <sub>H</sub>	-
INTE instruction	9	9	-	3D8 <sub>H</sub>	000FFFFD8 <sub>H</sub>	-
Instruction break	10	0A	-	3D4 <sub>H</sub>	000FFFFD4 <sub>H</sub>	-
System reserved	11	0B	-	3D0 <sub>H</sub>	000FFFFD0 <sub>H</sub>	-
System reserved	12	0C	-	3CC <sub>H</sub>	000FFFFCC <sub>H</sub>	-
System reserved	13	0D	-	3C8 <sub>H</sub>	000FFFC8 <sub>H</sub>	-
Exception of invalid instruction	14	0E	-	3C4 <sub>H</sub>	000FFFC4 <sub>H</sub>	-
NMI request	15	0F	15 (F <sub>H</sub> ) Fixed	3C0 <sub>H</sub>	000FFFC0 <sub>H</sub>	-
Error generation during internal bus diagnosis						
XBS RAM double-bit error generation						
Backup RAM double-bit error generation						
TPU violation						
External interrupt 0-7	16	10	ICR00	3BC <sub>H</sub>	000FFFBC <sub>H</sub>	0
External interrupt 8-15	17	11	ICR01	3B8 <sub>H</sub>	000FFFB8 <sub>H</sub>	1* <sup>7</sup>
External low-voltage detection interrupt						
Reload timer 0/1/4/5	18	12	ICR02	3B4 <sub>H</sub>	000FFFB4 <sub>H</sub>	2* <sup>2</sup>
Reload timer 2/3/6/7	19	13	ICR03	3B0 <sub>H</sub>	000FFFB0 <sub>H</sub>	3* <sup>2</sup>
Multi-function serial interface ch.0 (reception completed)	20	14	ICR04	3AC <sub>H</sub>	000FFFACh	4* <sup>1</sup>
Multi-function serial interface ch.0 (status)						
Multi-function serial interface ch.0 (transmission completed)	21	15	ICR05	3A8 <sub>H</sub>	000FFFA8 <sub>H</sub>	5* <sup>1</sup>
Multi-function serial interface ch.1 (reception completed)	22	16	ICR06	3A4 <sub>H</sub>	000FFFA4 <sub>H</sub>	6* <sup>1</sup>
Multi-function serial interface ch.1 (status)						
Multi-function serial interface ch.1 (transmission completed)	23	17	ICR07	3A0 <sub>H</sub>	000FFFA0 <sub>H</sub>	7* <sup>1</sup>
Multi-function serial interface ch.2 (reception completed)	24	18	ICR08	39C <sub>H</sub>	000FFF9C <sub>H</sub>	8* <sup>1</sup>
Multi-function serial interface ch.2 (status)						
Multi-function serial interface ch.2 (transmission completed)	25	19	ICR09	398 <sub>H</sub>	000FFF98 <sub>H</sub>	9* <sup>1</sup>
Multi-function serial interface ch.3 (reception completed)	26	1A	ICR10	394 <sub>H</sub>	000FFF94 <sub>H</sub>	10* <sup>1</sup>
Multi-function serial interface ch.3 (status)						

(4-1-5) Bit setting: SMR:MD2=0, SMR:MD1=1, SMR:MD0=0,


When Serial chip select is used : SCSCR:CSEN=1,

Serial clock output mark level "H" : SMR,SCSFR:SCINV=0,

Serial chip select Inactive level "H" : SCSCR,SCSFR:CSLVL=1

( $T_A$ : -40°C to +125°C,  $V_{CC} = AV_{CC} = 5.0V \pm 10\%$ ,  $V_{CC} = AV_{CC} = 3.3V \pm 0.3V$ ,  $V_{SS} = AV_{SS} = 0.0V$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS↓→SCK↓ setup time	t <sub>CSSSI</sub>	SCK1, SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	t <sub>CSSSI-50</sub> * <sub>1</sub>	t <sub>CSSSI+0</sub> * <sub>1</sub>	ns	Internal shift clock mode output pin : $C_L = 50pF$
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		t <sub>CSSSI-50</sub> * <sub>1</sub>	t <sub>CSSSI+300</sub> * <sub>1</sub>	ns	
SCK↑→SCS↑ hold time	t <sub>CSSHI</sub>	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		t <sub>CSSHD-10</sub> * <sub>2</sub>	t <sub>CSSHD+50</sub> * <sub>2</sub>	ns	
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		t <sub>CSSHD-300</sub> * <sub>2</sub>	t <sub>CSSHD+50</sub> * <sub>2</sub>	ns	
SCS deselect time	t <sub>CSDSI</sub>	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		t <sub>CSDS-50</sub> * <sub>3</sub>	t <sub>CSDS+50</sub> * <sub>3</sub>	ns	



When Serial chip select is used , Serial clock output mark level "H",  
Serial chip select Inactive level "L"  
Internal shift clock mode , Example of switching clock by round operation (x,y=0,1,2,3)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS $\uparrow$ →SCK $\uparrow$ setup time	t <sub>CSSE</sub>	SCK1 to SCK11 SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t <sub>CPP</sub> +30	-	ns	External shift clock mode output pin: $C_L=50\text{pF}$
SCK $\downarrow$ →SCS $\downarrow$ hold time		SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		+0	-	ns	
SCS deselect time		SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		3t <sub>CPP</sub> +30	-	ns	
SCS $\uparrow$ →SOT delay time	t <sub>DSE</sub>	SCS1 , SCS2, SCS50~SCS53, SCS60~SCS63, SCS70~SCS73, SCS8~SCS11 SOT1 , SOT2, SOT5~SOT11	-	-	40	ns	External shift clock mode output pin: $C_L=50\text{pF}$
		SCS3 , SCS40~SCS43 SOT3 ,SOT4		-	300	ns	
SCS $\downarrow$ →SOT delay time	t <sub>DEE</sub>	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11 SOT1 to SOT11	-	+0	-	ns	External shift clock mode output pin: $C_L=50\text{pF}$
SCK $\uparrow$ →SCS $\uparrow$ clock switch time	t <sub>SCC</sub>	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t <sub>CPP</sub> -10	3t <sub>CPP</sub> +50	ns	Internal shift clock mode Round operation output pin: $C_L=50\text{pF}$
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		3t <sub>CPP</sub> -300	3t <sub>CPP</sub> +50		

\*1: t<sub>CSsu</sub>=SCSTR:CSSU7-0×Serial chip select timing operating clock

\*2: t<sub>CSHD</sub>=SCSTR:CSHD7-0×Serial chip select timing operating clock

\*3: t<sub>CSDS</sub>=SCSTR:CSDS15-0×Serial chip select timing operating clock

Regardless of the deselect time setting, once after the serial chip select pin becomes inactive, it will take at least five peripheral bus clock cycles to be active again

Please see the hardware manual for details of above-mentioned \*1,\*2, and \*3.

**(4-4) I<sup>2</sup>C timing**

(T<sub>A</sub>: -40°C to +125°C, V<sub>CC</sub>=AV<sub>CC</sub>=5.0V ± 10%/V<sub>CC</sub>=AV<sub>CC</sub>=3.3V±0.3V, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Standard mode		Fast mode <sup>*3</sup>		Unit	Remarks
				Min	Max	Min	Max		
SCL clock frequency	f <sub>SCL</sub>	SCK3 to SCK11	SOT3 to SOT11, (SDA) SCK3 to SCK11, (SCL)	0	100	0	400	kHz	
Repeat "start" condition hold time SDA ↓ → SCL ↓	t <sub>HDSTA</sub>			4.0	—	0.6	—	μs	
Period of "L" for SCL clock	t <sub>LOW</sub>	SCK3 to SCK11, (SCL)		4.7	—	1.3	—	μs	
Period of "H" for SCL clock	t <sub>HIGH</sub>	SCK3 to SCK11, (SCL)		4.0	—	0.6	—	μs	
Repeat "start" condition setup time SCL ↑ → SDA ↓	t <sub>SUSTA</sub>	SCK3 to SCK11, (SCL)		4.7	—	0.6	—	μs	
Data hold time SCL ↓ → SDA ↓ ↑	t <sub>HDDAT</sub>	SOT3 to SOT11, (SDA) SCK3 to SCK11, (SCL)		0	3.45 <sup>*2</sup>	0	0.9 <sup>*3</sup>	μs	
Data setup time SDA ↓ ↑ → SCL ↑	t <sub>SUDAT</sub>	SOT3 to SOT11, (SDA) SCK3 to SCK11, (SCL)		250	—	100	—	ns	
"Stop" condition setup time SCL ↑ → SDA ↑	t <sub>SUSTO</sub>	SOT3 to SOT11, (SDA) SCK3 to SCK11, (SCL)		4.0	—	0.6	—	μs	
Bus-free time between "stop" condition and "start" condition	t <sub>BUF</sub>	—		4.7	—	1.3	—	μs	
Noise filter	t <sub>SP</sub>	—		2t <sub>CPP</sub> <sup>*4</sup>	—	2t <sub>CPP</sub> <sup>*4</sup>	—	ns	

Notes: Only ch.3 and ch.4 are standard mode/fast mode correspondence. In ch.5-ch.8, ch.10, and ch.11, only a standard mode is correspondences.

\*1: R and C<sub>L</sub> represent the pull-up resistance and load capacitance of the SCL and SDA output lines, respectively.

V<sub>P</sub> shows that the power-supply voltage of the pull-up resistor and I<sub>OL</sub> shows the V<sub>OL</sub> guarantee current.

\*2: The maximum t<sub>HDDAT</sub> only has to be met if the device does not extend the "L" width (t<sub>LOW</sub>) of the SCL signal.

\*3: A fast mode I<sup>2</sup>C bus device can be used on a standard mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of

## (11) External bus I/F (asynchronous mode) timing

(T<sub>A</sub>: -40°C to +105°C, V<sub>CC</sub>=AV<sub>CC</sub>=5.0V±10%/V<sub>CC</sub>= AV<sub>CC</sub>=3.3V±0.3V, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

(external load capacitance 50pF)

Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
Cycle time	t <sub>CYC</sub>	SYSCLK	25	-	ns	V <sub>CC</sub> =5.0V±10% <sup>*1</sup>
			31.25			V <sub>CC</sub> =3.3V±0.3V
Address setup → RDX↑time	t <sub>ASRH</sub>	RDX A00 to A21	2×t <sub>CYC</sub> - 12	2×t <sub>CYC</sub> + 12	ns	RWT=1, set RWT to 1 or more. <sup>*2</sup>
RDX↑ → Address hold	t <sub>RHAH</sub>		t <sub>CYC</sub> - 12	t <sub>CYC</sub> + 12	ns	Set RDCHS to 1 or more.
Data setup → RDX↑time	t <sub>DSRH</sub>	RDX D16 to D31	18 + t <sub>CYC</sub>	-	ns	RWT=1, set RWT to 1 or more.
RDX↑ → Data hold	t <sub>RHDH</sub>		0	-	ns	
Address setup → WRnX↑time	t <sub>ASWH</sub>	WR0X to WR1X A00 to A21	t <sub>CYC</sub> - 12	t <sub>CYC</sub> + 12	ns	WWT=0 <sup>*2</sup>
WRnX↑ → Address hold	t <sub>WHAH</sub>		t <sub>CYC</sub> - 12	t <sub>CYC</sub> + 12	ns	Set WRCHS to 1 or more.
Data setup → WRnX↑time	t <sub>DSWH</sub>	WR0X to WR1X D16 to D31	t <sub>CYC</sub> - 16	t <sub>CYC</sub> + 16	ns	WWT=0 <sup>*2</sup>
WRnX↑ → Data hold	t <sub>WHDH</sub>		t <sub>CYC</sub> - 16	t <sub>CYC</sub> + 16	ns	Set WRCHS to 1 or more.
Address setup → ASX↑time	t <sub>MASASH</sub>	ASX D16 to D31	t <sub>CYC</sub> - 16	t <sub>CYC</sub> + 16	ns	ASCY=0
ASX↑ → Address hold	t <sub>MASHAH</sub>		t <sub>CYC</sub> - 16	t <sub>CYC</sub> + 16	ns	In multiplex mode, set as follows: <input type="checkbox"/> Set CSWR and CSRD to 2 or more. <input type="checkbox"/> ASCY must satisfy the following conditions because of setting ADCY > ASCY and protocol violation prevention. ADCY + 1 ≤ ACS + CSRD ADCY + 1 ≤ ACS + CSWR ASCY + 1 ≤ ACS + CSRD ASCY + 1 ≤ ACS + CSWR See Hardware Manual for details.

\*1: Please use it with external load capacity 12pF or less for VCC=3.3V±0.3V (40MHz operation).


\*2: If the bus is expanded by automatic wait insertion or RDY input, add time (t<sub>CYC</sub> × the number of expanded cycles) to the rated value.

### (3) Notes on Using A/D Converter

<About the output impedance of the analog input of external circuit>

When the external impedance is too high, the sampling period for analog voltages may not be sufficient. In this case, it is recommended to connect the capacitor (approx. 0.1  $\mu$ F) to the analog input pin.

- Analog input circuit model



	R	C	
12bit A/D	1.9k $\Omega$ (Max)	8.30pF (Max)	(4.5V $\leq$ AV <sub>CC</sub> $\leq$ 5.5V)
	4.3k $\Omega$ (Max)	8.30pF (Max)	(3.0V $\leq$ AV <sub>CC</sub> $\leq$ 3.6V)


**Note:** Listed values must be considered as reference values.

### 13. Ordering Information MB91F52xxxB<sup>\*1</sup>

Part number	Sub clock	CSV Initial value	LVD Initial value	Package <sup>*2</sup>
MB91F526LWPMC	Yes	ON	ON	LQP • 176 pin, Plastic
MB91F526LYPMC			OFF	
MB91F526LJPMC		OFF	ON	
MB91F526LLPMC			OFF	
MB91F525LWPMC		ON	ON	
MB91F525LYPMC			OFF	
MB91F525LJPMC		OFF	ON	
MB91F525LLPMC			OFF	
MB91F524LWPMC		ON	ON	
MB91F524LYPMC			OFF	
MB91F524LJPMC		OFF	ON	
MB91F524LLPMC			OFF	
MB91F523LWPMC		ON	ON	
MB91F523LYPMC			OFF	
MB91F523LJPMC		OFF	ON	
MB91F523LLPMC			OFF	
MB91F522LWPMC	None	ON	ON	
MB91F522LYPMC			OFF	
MB91F522LJPMC		OFF	ON	
MB91F522LLPMC			OFF	
MB91F526LSBPMC		ON	ON	
MB91F526LUBPMC			OFF	
MB91F526LHBPNC		OFF	ON	
MB91F526LKBPNC			OFF	
MB91F525LSBPMC		ON	ON	
MB91F525LUBPMC			OFF	
MB91F525LHBPNC		OFF	ON	
MB91F525LKBPNC			OFF	
MB91F524LSBPMC		ON	ON	
MB91F524LUBPMC			OFF	
MB91F524LHBPNC		OFF	ON	
MB91F524LKBPNC			OFF	
MB91F523LSBPMC		ON	ON	
MB91F523LUBPMC			OFF	
MB91F523LHBPNC		OFF	ON	
MB91F523LKBPNC			OFF	
MB91F522LSBPMC		ON	ON	
MB91F522LUBPMC			OFF	
MB91F522LHBPNC		OFF	ON	
MB91F522LKBPNC			OFF	

Part number	Sub clock	CSV Initial value	LVD Initial value	Package <sup>*2</sup>
MB91F526FWBPMC	Yes	ON	ON	LQI • 100 pin, Plastic
MB91F526FYBPMC			OFF	
MB91F526FJBPMC		OFF	ON	
MB91F526FLBPMC			OFF	
MB91F525FWBPMC		ON	ON	
MB91F525FYBPMC			OFF	
MB91F525FJBPMC		OFF	ON	
MB91F525FLBPMC			OFF	
MB91F524FWBPMC		ON	ON	
MB91F524FYBPMC			OFF	
MB91F524FJBPMC		OFF	ON	
MB91F524FLBPMC			OFF	
MB91F523FWBPMC		ON	ON	
MB91F523FYBPMC			OFF	
MB91F523FJBPMC		OFF	ON	
MB91F523FLBPMC			OFF	
MB91F522FWBPMC	None	ON	ON	
MB91F522FYBPMC			OFF	
MB91F522FJBPMC		OFF	ON	
MB91F522FLBPMC			OFF	
MB91F526FSBPMC		ON	ON	
MB91F526FUBPMC			OFF	
MB91F526FHBPMC		OFF	ON	
MB91F526FKBPMC			OFF	
MB91F525FSBPMC		ON	ON	
MB91F525FUBPMC			OFF	
MB91F525FHBPMC		OFF	ON	
MB91F525FKBPMC			OFF	
MB91F524FSBPMC		ON	ON	
MB91F524FUBPMC			OFF	
MB91F524FHBPMC		OFF	ON	
MB91F524FKBPMC			OFF	
MB91F523FSBPMC		ON	ON	
MB91F523FUBPMC			OFF	
MB91F523FHBPMC		OFF	ON	
MB91F523FKBPMC			OFF	
MB91F522FSBPMC		ON	ON	
MB91F522FUBPMC			OFF	
MB91F522FHBPMC		OFF	ON	
MB91F522FKBPMC			OFF	

Page	Section	Change Results				
8	■Product Lineup	<p>Corrected the following description for Product lineup comparison(100 pin).</p> <table border="1"> <tr> <td>Multi-Function Serial Interface</td><td>12ch</td></tr> </table> <p style="text-align: center;">↓</p> <table border="1"> <tr> <td>Multi-Function Serial Interface</td><td>12ch<sup>*1</sup></td></tr> </table>	Multi-Function Serial Interface	12ch	Multi-Function Serial Interface	12ch <sup>*1</sup>
Multi-Function Serial Interface	12ch					
Multi-Function Serial Interface	12ch <sup>*1</sup>					
8	■Product Lineup	<p>Added the following sentences under Product lineup comparison(100 pin)</p> <p>*1: Only channel 5, channel 6, channel 7, channel 8 and channel 11 support the I<sup>2</sup>C (standard mode).</p>				
9	■Product Lineup	<p>Corrected the following description for Product lineup comparison(120 pin).</p> <table border="1"> <tr> <td>Multi-Function Serial Interface</td><td>12ch</td></tr> </table> <p style="text-align: center;">↓</p> <table border="1"> <tr> <td>Multi-Function Serial Interface</td><td>12ch<sup>*1</sup></td></tr> </table>	Multi-Function Serial Interface	12ch	Multi-Function Serial Interface	12ch <sup>*1</sup>
Multi-Function Serial Interface	12ch					
Multi-Function Serial Interface	12ch <sup>*1</sup>					
9	■Product Lineup	<p>Added the following sentences under Product lineup comparison(120 pin)</p> <p>*1: Only channel 3 and channel 4 support the I<sup>2</sup>C (high-speed mode/standard mode).</p> <p>Only channel 5, channel 6, channel 7, channel 8 and channel 11 support the I<sup>2</sup>C (standard mode).</p>				
10	■Product Lineup	<p>Corrected the following description for Product lineup comparison(144 pin).</p> <table border="1"> <tr> <td>Multi-Function Serial Interface</td><td>12ch</td></tr> </table> <p style="text-align: center;">↓</p> <table border="1"> <tr> <td>Multi-Function Serial Interface</td><td>12ch<sup>*1</sup></td></tr> </table>	Multi-Function Serial Interface	12ch	Multi-Function Serial Interface	12ch <sup>*1</sup>
Multi-Function Serial Interface	12ch					
Multi-Function Serial Interface	12ch <sup>*1</sup>					
10	■Product Lineup	<p>Added the following sentences under Product lineup comparison(144 pin)</p> <p>*1: Only channel 3 and channel 4 support the I<sup>2</sup>C (high-speed mode/standard mode).</p> <p>Only channel 5, channel 6, channel 7, channel 8, channel 10 and channel 11 support the I<sup>2</sup>C (standard mode).</p>				
11	■Product Lineup	<p>Corrected the following description for Product lineup comparison(176 pin).</p> <table border="1"> <tr> <td>Multi-Function Serial Interface</td><td>12ch</td></tr> </table> <p style="text-align: center;">↓</p> <table border="1"> <tr> <td>Multi-Function Serial Interface</td><td>12ch<sup>*1</sup></td></tr> </table>	Multi-Function Serial Interface	12ch	Multi-Function Serial Interface	12ch <sup>*1</sup>
Multi-Function Serial Interface	12ch					
Multi-Function Serial Interface	12ch <sup>*1</sup>					
11	■Product Lineup	<p>Added the following sentences under Product lineup comparison(176 pin)</p> <p>*1: Only channel 3 and channel 4 support the I<sup>2</sup>C (high-speed mode/standard mode).</p> <p>Only channel 5, channel 6, channel 7, channel 8, channel 10 and channel 11 support the I<sup>2</sup>C (standard mode).</p>				

Page	Section	Change Results
13	■ Pin Assignment MB91F52xB	<p>- Top</p> 
13	■ Pin Assignment MB91F52xB	<p>The following note added on the bottom left of Figure.</p> <p>* In a single clock product, pin 56 and pin 57 are the general-purpose ports.</p>

Page	Section	Change Results																																																																						
131	■Interrupt Vector Table	<p>"42" is deleted as shown below from the interrupt factor in Interrupt vector 120pin.</p> <p>(Error)</p> <table border="1"> <tr> <td>PPG2/3/12/13/22 /23/32/33/42/43</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>000F FF58</td> <td>25 *3</td> </tr> <tr> <td>16-bit free-run timer 2 (0 detection) / (compare clear)</td> <td>41</td> <td>29</td> <td>ICR 25</td> <td>358 H</td> <td></td> <td></td> <td></td> </tr> </table> <p>(Correct)</p> <table border="1"> <tr> <td>PPG2/3/12/13/22 /23/32/33/43</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>000F FF58</td> <td>25 *3</td> </tr> <tr> <td>16-bit free-run timer 2 (0 detection) / (compare clear)</td> <td>41</td> <td>29</td> <td>ICR 25</td> <td>358 H</td> <td></td> <td></td> <td></td> </tr> </table>							PPG2/3/12/13/22 /23/32/33/42/43						000F FF58	25 *3	16-bit free-run timer 2 (0 detection) / (compare clear)	41	29	ICR 25	358 H				PPG2/3/12/13/22 /23/32/33/43						000F FF58	25 *3	16-bit free-run timer 2 (0 detection) / (compare clear)	41	29	ICR 25	358 H																																			
PPG2/3/12/13/22 /23/32/33/42/43						000F FF58	25 *3																																																																	
16-bit free-run timer 2 (0 detection) / (compare clear)	41	29	ICR 25	358 H																																																																				
PPG2/3/12/13/22 /23/32/33/43						000F FF58	25 *3																																																																	
16-bit free-run timer 2 (0 detection) / (compare clear)	41	29	ICR 25	358 H																																																																				
133	■Interrupt Vector Table	<p>The interrupt factor in Interrupt vector 120pin modified as follows:</p> <p>(Error)</p> <table border="1"> <tr> <td>Base timer 1 IRQ0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>000F FF08</td> <td>45 *5</td> </tr> <tr> <td>Base timer 1 IRQ1</td> <td>61</td> <td>3D</td> <td>ICR 45</td> <td>308 H</td> <td></td> <td></td> <td></td> </tr> <tr> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table> <p>(Correct)</p> <table border="1"> <tr> <td>Base timer 1 IRQ0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>000F FF08</td> <td>45</td> </tr> <tr> <td>Base timer 1 IRQ1</td> <td>61</td> <td>3D</td> <td>ICR 45</td> <td>308 H</td> <td></td> <td></td> <td></td> </tr> <tr> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table>							Base timer 1 IRQ0						000F FF08	45 *5	Base timer 1 IRQ1	61	3D	ICR 45	308 H				-								-								Base timer 1 IRQ0						000F FF08	45	Base timer 1 IRQ1	61	3D	ICR 45	308 H				-								-							
Base timer 1 IRQ0						000F FF08	45 *5																																																																	
Base timer 1 IRQ1	61	3D	ICR 45	308 H																																																																				
-																																																																								
-																																																																								
Base timer 1 IRQ0						000F FF08	45																																																																	
Base timer 1 IRQ1	61	3D	ICR 45	308 H																																																																				
-																																																																								
-																																																																								
133	■Interrupt Vector Table	<p>The following sentence deleted from Interrupt vector 120pins.</p> <p>(Error)</p> <p>*5: It does not support the DMA transfer by the interrupt because of the RAM ECC bit error.</p>																																																																						

Page	Section	Change Results
143	■Electrical Characteristics 1. Absolute Maximum Ratings	The following note added.  (Correct) *9: Corresponding pins: General-purpose ports other than those of P103, P104, P105 and P106. *10: Corresponding pins: General-purpose ports of P103, P104, P105 and P106.
155	■Electrical Characteristics AC Characteristics (2) Reset Input	Added the At power-on <sup>*2</sup> condition to the remarks in Reset input time.
156	■Electrical Characteristics AC Characteristics (3) Power-on Conditions	Deleted the Slope detection undetected specification. Added the Power ramp rate and C pin voltage at Power-on. *1, *2: Changed the sentence. Added *3, *4, Note, Figure at the Power off time, Power ramp rate, C pin voltage at Power-on.
6 to 11, 203 to 216	■Product lineup ■Ordering information	Package description modified to JEDEC description.
47	■During Power-on	The following sentence modified as fdeleted from Interrupt (Error) To prevent a malfunction of the voltage step-down circuit built in the device, set the voltage rising time to have 50µs or longer (between 0.2V and 2.7V) during power-on.  (Correct) To prevent a malfunction of the voltage step-down circuit built in the device, the voltage rising must be monotonic increasing during power-on. Power-on prohibits that the voltage goes up and down and voltage rising stops temporarily.
49, 50	■Block Diagram	The following Block diagram modified as follows: ●MB91F522B, MB91F523B, MB91F524B, MB91F525B, MB91F526B ●MB91F522D, MB91F523D, MB91F524D, MB91F525D, MB91F526D (Error) CAN (2ch).  (Correct) CAN (3ch)
217 to 220	■Ordering Information	Added the following description. ■ORDERING INFORMATION MB91F52xxxD
221 to 227	■Package Dimensions	Package Dimensions modified to JEDEC description.