



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details


Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	56
Program Memory Size	576KB (576K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	72K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x12b; D/A 1x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb91f524dhbpmc-gte1">https://www.e-xfl.com/product-detail/infineon-technologies/mb91f524dhbpmc-gte1</a>



**MB91F52xF**

MB91F522F, MB91F523F, MB91F524F, MB91F525F, MB91F526F

(TOP VIEW)




\* In a single clock product, pin 86 and pin 87 are the general-purpose ports.

**MB91F52xJ**

MB91F522J, MB91F523J, MB91F524J, MB91F525J, MB91F526J

(TOP VIEW)



\* In a single clock product, pin 102 and pin 103 are the general-purpose ports.








## 7. Block Diagram

**MB91F522B, MB91F523B, MB91F524B, MB91F525B, MB91F526B**



Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
000328 <sub>H</sub>	DEAR [R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				MPU [S] (Only CPU core can access this area)	
00032C <sub>H</sub>	—	—	DESR [R/W] H ----- 00000--0			
000330 <sub>H</sub>	PABR0 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
000334 <sub>H</sub>	—	—	PACR0 [R/W] H 000000-0 00000--0			
000338 <sub>H</sub>	PABR1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
00033C <sub>H</sub>	—	—	PACR1 [R/W] H 000000-0 00000--0			
000340 <sub>H</sub>	PABR2 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
000344 <sub>H</sub>	—	—	PACR2 [R/W] H 000000-0 00000--0			
000348 <sub>H</sub>	PABR3 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
00034C <sub>H</sub>	—	—	PACR3 [R/W] H 000000-0 00000--0			
000350 <sub>H</sub>	PABR4 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				MPU [S] (Only CPU core can access this area)	
000354 <sub>H</sub>	—	—	PACR4 [R/W] H 000000-0 00000--0			
000358 <sub>H</sub>	PABR5 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
00035C <sub>H</sub>	—	—	PACR5 [R/W] H 000000-0 00000--0			
000360 <sub>H</sub>	PABR6 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
000364 <sub>H</sub>	—	—	PACR6 [R/W] H 000000-0 00000--0		Reserved [S]	
000368 <sub>H</sub>	PABR7 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
00036C <sub>H</sub>	—	—	PACR7 [R/W] H 000000-0 00000--0			
000370 <sub>H</sub> to 0003AC <sub>H</sub>	—					
0003B0 <sub>H</sub> to 0003FC <sub>H</sub>	—	—	—	—	Reserved [S]	

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
00052Ch	—	CCCGRCR0 [R/W] B,H,W 00----00	CCCGRCR1 [R/W] B,H,W 00000000	CCCGRCR2 [R/W] B,H,W 00000000	Clock Control 2 [S]
000530H	CCRTSELR [R/W] B,H,W 0-----0	—	CCPMUCR0 [R/W] B,H,W 0----00	CCPMUCR1 [R/W] B,H,W 0-00000	
000534H to 00054CH	—	—	—	—	Reserved
000550H	EIRR0 [R/W] B,H,W XXXXXXXXX	ENIRO [R/W] B,H,W 00000000	ELVR0 [R/W] B,H,W 00000000 00000000		External Interrupt (INT0 to 7)
000554H	EIRR1 [R/W] B,H,W XXXXXXXXX	ENIR1 [R/W] B,H,W 00000000	ELVR1 [R/W] B,H,W 00000000 00000000		External Interrupt (INT8 to 15)
000558H	—	—	—	—	Reserved
00055CH	—	—	WTDR [R/W] H 00000000 00000000		Real Time Clock (RTC)
000560H	—	WTCRH [R/W] B ----00	WTCRM [R/W] B,H 00000000	WTCRL [R/W] B,H ---00-0	
000564H	—	WTBRH [R/W] B --XXXXXX	WTBRM [R/W] B XXXXXXXX	WTBRL [R/W] B XXXXXXXX	
000568H	WTHR [R/W] B,H ---00000	WTMR [R/W] B,H --000000	WTSR [R/W] B --000000	—	
00056CH	—	CSVCR [R/W] B 000111--	—	—	Clock Supervisor
000570H to 00057CH	—	—	—	—	Reserved
000580H	REGSEL [R/W] B,H,W 0110011-	—	—	—	Regulator Control / Low Voltage Detection
000584H	LVD5R [R/W] B,H,W -----1	LVD5F [R/W] B,H,W 00000001	LVD [R/W] B,H,W 01000--0	—	
000588H to 00058CH	—	—	—	—	Reserved
000590H	PMUSTR [R/W] B,H,W 0----1X	PMUCTLR [R/W] B,H,W 0-00----	PWRTMCTL [R/W] B,H,W ----011	—	PMU
000594H	PMUINTF0 [R/W] B,H,W 00000000	PMUINTF1 [R/W] B,H,W 00000000	PMUINTF2 [R/W] B,H,W 0000----	—	
000598H	—	—	—	—	

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
001434 <sub>H</sub>	ADRCCS24[R/W] B,H,W 00000000	ADRCCS25[R/W] B,H,W 00000000	ADRCCS26[R/W] B,H,W 00000000	ADRCCS27[R/W] B,H,W 00000000	12-bit A/D converter 1/2 unit	
001438 <sub>H</sub>	ADRCCS28[R/W] B,H,W 00000000	ADRCCS29[R/W] B,H,W 00000000	ADRCCS30[R/W] B,H,W 00000000	ADRCCS31[R/W] B,H,W 00000000		
00143C <sub>H</sub>	ADRCOT0[R] B,H,W 00000000 00000000 00000000 00000000					
001440 <sub>H</sub>	ADRCIF0[R,W] B,H,W 00000000 00000000 00000000 00000000					
001444 <sub>H</sub>	ADSCANS0[R/W] B,H,W 000----	—	—	—		
001448 <sub>H</sub>	ADNCS0[R/W] B,H,W 0-000-00	ADNCS1[R/W] B,H,W 0-000-00	ADNCS2[R/W] B,H,W 0-000-00	ADNCS3[R/W] B,H,W 0-000-00		
00144C <sub>H</sub>	ADNCS4[R/W] B,H,W 0-000-00	ADNCS5[R/W] B,H,W 0-000-00	ADNCS6[R/W] B,H,W 0-000-00	ADNCS7[R/W] B,H,W 0-000-00		
001450 <sub>H</sub>	ADNCS8[R/W] B,H,W 0-000-00	ADNCS9[R/W] B,H,W 0-000-00	ADNCS10[R/W] B,H,W 0-000-00	ADNCS11[R/W] B,H,W 0-000-00		
001454 <sub>H</sub>	ADNCS12[R/W] B,H,W 0-000-00	ADNCS13[R/W] B,H,W 0-000-00	ADNCS14[R/W] B,H,W 0-000-00	ADNCS15[R/W] B,H,W 0-000-00		
001458 <sub>H</sub>	ADPRTF0[R] B,H,W 00000000 00000000 00000000 00000000					
00145C <sub>H</sub>	ADEOCF0[R] B,H,W 11111111 11111111 11111111 11111111					
001460 <sub>H</sub>	ADCS0[R] B,H,W 0-----		ADCH0[R] B,H,W ---00000	ADMD0[R/W] B,H,W 0---0000	12-bit A/D converter 2/2 unit	
001464 <sub>H</sub>	ADSTPCS0[R/W] B,H,W 00000000	ADSTPCS1[R/W] B,H,W 00000000	ADSTPCS2[R/W] B,H,W 00000000	ADSTPCS3[R/W] B,H,W 00000000		
001468 <sub>H</sub>	ADSTPCS4[R/W] B,H,W 00000000	ADSTPCS5[R/W] B,H,W 00000000	ADSTPCS6[R/W] B,H,W 00000000	ADSTPCS7[R/W] B,H,W 00000000		
00146C <sub>H</sub>	—					
001470 <sub>H</sub>	ADTSS1[R/W] B,H,W -----0	—	—	—		
001474 <sub>H</sub>	ADTSE1[R/W] B,H,W ----- 00000000 00000000					
001478 <sub>H</sub>	ADCOMP32/ADCOMPB32[R/W] H,W 00000000 00000000		ADCOMP33/ADCOMPB33[R/W] H,W 00000000 00000000			

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexa decimal				
Used with the INT instruction	66   255	42   FF	-	2F4H   000H	000FFEF4H   000FFC00H	-

**Note:** It does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

\*1: It does not support a DMA transfer by the status of the multi-function serial interface and I<sup>2</sup>C reception.

\*2: Reload timer ch.4 to ch.7 do not support a DMA transfer by the interrupt.

\*3: PPG ch.24 to ch.47 do not support a DMA transfer by the interrupt.

\*4: The clock calibration unit does not support a DMA transfer by the interrupt.

\*5: 32-bit Free-run timer ch.3, ch.4 and ch.5 do not support a DMA transfer by the interrupt.

\*6: There is no resource corresponding to the interrupt level.

\*7: It does not support a DMA transfer by the external low-voltage detection interrupt.

\*8: REALOS is a trademark of Cypress.



(4-1-3) Bit setting: SMR : MD2=0, SMR:MD1=1, SMR : MD0=0, SMR:SCINV=0, SCR:SPI=1  
 (TA:-40°C to +125°C, V<sub>CC</sub>=AV<sub>CC</sub>=5.0V±10%/V<sub>CC</sub>=AV<sub>CC</sub>=3.3V±0.3V, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
				Min	Max			
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK11	-	4t <sub>CPP</sub>	-	ns	Internal shift clock mode output pin : C <sub>L</sub> =50pF	
SCK ↑ → SOT delay time	t <sub>SHOVI</sub>	SCK0 to SCK2, SCK5 to SCK11 SOT0 to SOT2, SOT5 to SOT11		-30	30	ns		
		SCK3 , SCK4 SOT3 , SOT4		-300	300	ns		
Valid SIN → SCK ↓ setup time	t <sub>IVSLI</sub>	SCK0 to SCK2, SCK5 to SCK11 SIN0 to SIN2, SIN5 to SIN11		34	-	ns		
		SCK3 , SCK4 SIN3 , SIN4		300	-	ns		
SCK ↓ → Valid SIN hold time	t <sub>SLIXI</sub>	SCK0 to SCK11 SIN0 to SIN11		0	-	ns		
SOT→SCK↓ delay time	t <sub>SOVLI</sub>	SCK0 to SCK11 SOT0 to SOT11	-	2t <sub>CPP</sub> -30	-	ns	External shift clock mode output pin: C <sub>L</sub> =50pF	
Serial clock "H"pulse width	t <sub>SHSL</sub>	SCK0 to SCK11		t <sub>CPP</sub> + 10	-	ns		
Serial clock "L" pulse width	t <sub>SLSH</sub>			2t <sub>CPP</sub> -10	-	ns		
SCK ↑ → SOT delay time	t <sub>SHOVE</sub>	SCK0 to SCK2, SCK5 to SCK11 SOT0 to SOT2, SOT5 to SOT11		-	33	ns		
		SCK3 , SCK4 SOT3 , SOT4		-	300	ns		
Valid SIN → SCK ↓ setup time	t <sub>IVSHE</sub>	SCK0 to SCK11 SIN0 to SIN11		10	-	ns		
SCK ↓ → Valid SIN hold time	t <sub>SLIXE</sub>			20	-	ns		
SCK fall time	t <sub>F</sub>	SCK0 to SCK11		-	5	ns		
SCK rise time	t <sub>R</sub>	SCK0 to SCK11		-	5	ns		

**Notes:**


AC characteristic in CLK synchronized mode.

C<sub>L</sub> is the load capacitance applied to pins during testing.


The maximum baud rate is limited by internal operation clock used and other parameters. Please use ch.3 and ch.4 with maximum baud rate 400kbps or less.

See Hardware Manual for details.

- Internal shift clock mode



- External shift clock mode



\*: It writes in the TDR register and, then, it changes.

(4-1-5) Bit setting: SMR:MD2=0, SMR:MD1=1, SMR:MD0=0,

When Serial chip select is used : SCSCR:CSEN=1,

Serial clock output mark level "H" : SMR,SCSFR:SCINV=0,

Serial chip select Inactive level "H" : SCSCR,SCSFR:CSLVL=1

( $T_A$ : -40°C to +125°C,  $V_{CC} = AV_{CC} = 5.0V \pm 10\%$ ,  $V_{CC} = AV_{CC} = 3.3V \pm 0.3V$ ,  $V_{SS} = AV_{SS} = 0.0V$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS↓→SCK↓ setup time	t <sub>CSSSI</sub>	SCK1, SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	t <sub>CSSSI-50</sub> * <sub>1</sub>	t <sub>CSSSI+0</sub> * <sub>1</sub>	ns	Internal shift clock mode output pin : $C_L = 50pF$
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		t <sub>CSSSI-50</sub> * <sub>1</sub>	t <sub>CSSSI+300</sub> * <sub>1</sub>	ns	
SCK↑→SCS↑ hold time	t <sub>CSSHI</sub>	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		t <sub>CSSHD-10</sub> * <sub>2</sub>	t <sub>CSSHD+50</sub> * <sub>2</sub>	ns	
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		t <sub>CSSHD-300</sub> * <sub>2</sub>	t <sub>CSSHD+50</sub> * <sub>2</sub>	ns	
SCS deselect time	t <sub>CSDSI</sub>	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		t <sub>CSDS-50</sub> * <sub>3</sub>	t <sub>CSDS+50</sub> * <sub>3</sub>	ns	

(4-1-6) Bit setting: SMR:MD2=0, SMR:MD1=1, SMR:MD0=0,

When Serial chip select is used : SCSCR:CSEN=1,

Serial clock output mark level "L" : SMR,SCSFR:SCINV=1,


Serial chip select Inactive level "H" : SCSCR,SCSFR:CSLVL=1


( $T_A$ : -40°C to +125°C,  $V_{CC}=AV_{CC}=5.0V \pm 10\%$ ,  $V_{CC}=AV_{CC}=3.3V \pm 0.3V$ ,  $V_{SS}=AV_{SS}=0.0V$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS↓→SCK↑ setup time	t <sub>CSSSI</sub>	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	t <sub>CSSSI-50</sub> <sub>*1</sub>	t <sub>CSSSI+0</sub> <sub>*1</sub>	ns	Internal shift clock mode output pin : $C_L=50pF$
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		t <sub>CSSSI-50</sub> <sub>*1</sub>	t <sub>CSSSI+300</sub> <sub>*1</sub>	ns	
SCK↓→SCS↑ hold time	t <sub>CSHII</sub>	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	t <sub>CSHII-10</sub> <sub>*2</sub>	t <sub>CSHII+50</sub> <sub>*2</sub>	ns	Internal shift clock mode output pin : $C_L=50pF$
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		t <sub>CSHII-300</sub> <sub>*2</sub>	t <sub>CSHII+50</sub> <sub>*2</sub>	ns	
SCS deselect time	t <sub>CSIDI</sub>	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	t <sub>CSIDI-50</sub> <sub>*3</sub>	t <sub>CSIDI+50</sub> <sub>*3</sub>	ns	

" $t_{SUDAT} \geq 250$  ns".

\*4:  $t_{CPP}$  is the peripheral clock cycle time. Adjust the clock of the bus in the surrounding to 8MHz or more when use I<sup>2</sup>C.



Page	Section	Change Results																																																																
13	■Pin Assignment MB91F52xB	<p>- Right side</p>  <table border="1"> <tr><td>48</td><td>P122/SIN6_0/AN31/OCU8_0/INT9_1</td></tr> <tr><td>47</td><td>P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0</td></tr> <tr><td>46</td><td>P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1</td></tr> <tr><td>45</td><td>P110/TX1(64)/SCS63_0/AN22</td></tr> <tr><td>44</td><td>NMIX</td></tr> <tr><td>43</td><td>P105/SCS71_0/AN17/PPG13_0</td></tr> <tr><td>42</td><td>P104/SCS72_0/AN16/PPG12_0</td></tr> <tr><td>41</td><td>P103/SCS73_0/AN15/PPG11_0</td></tr> <tr><td>40</td><td>P102/SIN7_0/AN14/PPG10_0/INT10_0</td></tr> <tr><td>39</td><td>AVCC0</td></tr> <tr><td>38</td><td>AVRH0</td></tr> <tr><td>37</td><td>AVSS0/AVRL0</td></tr> <tr><td>36</td><td>P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1</td></tr> <tr><td>35</td><td>P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0</td></tr> <tr><td>34</td><td>P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0/TOT2_1</td></tr> <tr><td>33</td><td>VSS</td></tr> </table> <table border="1"> <tr><td>48</td><td>P122/SIN6_0/AN31/OCU8_0/INT9_1</td></tr> <tr><td>47</td><td>P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0</td></tr> <tr><td>46</td><td>P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1</td></tr> <tr><td>45</td><td>P110/TX1(64)/SCS63_0/AN22</td></tr> <tr><td>44</td><td>NMIX</td></tr> <tr><td>43</td><td>P105/AN17/PPG13_0</td></tr> <tr><td>42</td><td>P104/AN16/PPG12_0</td></tr> <tr><td>41</td><td>P103/AN15/PPG11_0</td></tr> <tr><td>40</td><td>P102/AN14/PPG10_0/INT10_0</td></tr> <tr><td>39</td><td>AVCC0</td></tr> <tr><td>38</td><td>AVRH0</td></tr> <tr><td>37</td><td>AVSS0/AVRL0</td></tr> <tr><td>36</td><td>P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1</td></tr> <tr><td>35</td><td>P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0</td></tr> <tr><td>34</td><td>P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0</td></tr> <tr><td>33</td><td>VSS</td></tr> </table>	48	P122/SIN6_0/AN31/OCU8_0/INT9_1	47	P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0	46	P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1	45	P110/TX1(64)/SCS63_0/AN22	44	NMIX	43	P105/SCS71_0/AN17/PPG13_0	42	P104/SCS72_0/AN16/PPG12_0	41	P103/SCS73_0/AN15/PPG11_0	40	P102/SIN7_0/AN14/PPG10_0/INT10_0	39	AVCC0	38	AVRH0	37	AVSS0/AVRL0	36	P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1	35	P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0	34	P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0/TOT2_1	33	VSS	48	P122/SIN6_0/AN31/OCU8_0/INT9_1	47	P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0	46	P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1	45	P110/TX1(64)/SCS63_0/AN22	44	NMIX	43	P105/AN17/PPG13_0	42	P104/AN16/PPG12_0	41	P103/AN15/PPG11_0	40	P102/AN14/PPG10_0/INT10_0	39	AVCC0	38	AVRH0	37	AVSS0/AVRL0	36	P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1	35	P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0	34	P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0	33	VSS
48	P122/SIN6_0/AN31/OCU8_0/INT9_1																																																																	
47	P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0																																																																	
46	P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1																																																																	
45	P110/TX1(64)/SCS63_0/AN22																																																																	
44	NMIX																																																																	
43	P105/SCS71_0/AN17/PPG13_0																																																																	
42	P104/SCS72_0/AN16/PPG12_0																																																																	
41	P103/SCS73_0/AN15/PPG11_0																																																																	
40	P102/SIN7_0/AN14/PPG10_0/INT10_0																																																																	
39	AVCC0																																																																	
38	AVRH0																																																																	
37	AVSS0/AVRL0																																																																	
36	P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1																																																																	
35	P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0																																																																	
34	P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0/TOT2_1																																																																	
33	VSS																																																																	
48	P122/SIN6_0/AN31/OCU8_0/INT9_1																																																																	
47	P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0																																																																	
46	P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1																																																																	
45	P110/TX1(64)/SCS63_0/AN22																																																																	
44	NMIX																																																																	
43	P105/AN17/PPG13_0																																																																	
42	P104/AN16/PPG12_0																																																																	
41	P103/AN15/PPG11_0																																																																	
40	P102/AN14/PPG10_0/INT10_0																																																																	
39	AVCC0																																																																	
38	AVRH0																																																																	
37	AVSS0/AVRL0																																																																	
36	P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1																																																																	
35	P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0																																																																	
34	P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0																																																																	
33	VSS																																																																	

Page	Section	Change Results
188	11. Electrical Characteristics (9) Low voltage detection (Internal low-voltage detection)	The following sentence modified as following:  (Error) (9) Low voltage detection (RAM retention low-voltage detection)  (Correct) (9) Low voltage detection (Internal low-voltage detection)
		The following symbol should be modified as follows:  (Error) *  (Correct) *1
		Note of Detection voltage should be added as follows:  (Correct) Detection voltage *2  *2: The detection voltage of the internal low voltage detection is $0.9V \pm 0.1V$ . This LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed MCU operation voltage, as this detection level is below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.
233 to 235	18. Errata	Limitation for Watch mode (power off) should be added in Errata.

## Document History

Document Title: MB91520 Series 32-bit FR81S Microcontroller

Document Number: 002-04662

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	–	–	–	Initial release
	–	–	2/20/2014	Features: Corrected the following description. 5V tolerant input: 4 channels ch.6, ch.8, ch.9, ch.11 Automotive input ↓ 5V tolerant input: 4 channels ch.6, ch.8, ch.9, ch.11 CMOS hysteresis input  I/O CIRCUIT TYPE: Corrected the following description to "Type F, G, I, J, K, M". Schmitt input → CMOS hysteresis input

Revision	ECN	Orig. of Change	Submission Date	Description of Change
				<p>Corrected the following description to "Type D, E".  <math>\text{I}^2\text{C}</math> Schmitt input → <math>\text{I}^2\text{C}</math> hysteresis input</p> <p>Block Diagram</p> <p>Corrected the following description.</p> <ul style="list-style-type: none"> <li>• MB91F522B, MB91F523B, MB91F524B, MB91F525B, MB91F526B</li> <li>• MB91F522D, MB91F523D, MB91F524D, MB91F525D, MB91F526D</li> <li>• MB91F522F, MB91F523F, MB91F524F, MB91F525F, MB91F526F</li> <li>• MB91F522J, MB91F523J, MB91F524J, MB91F525J, MB91F526J</li> <li>• MB91F522K, MB91F523K, MB91F524K, MB91F525K, MB91F526K</li> <li>• MB91F522L, MB91F523L, MB91F524L, MB91F525L, MB91F526L</li> </ul> <p>Electrical Characteristics</p> <p>2. Recommended operating conditions:</p> <p>*1  of the operation guarantee), contact your sales representative. Moreover, minimum value with an effective external low-voltage detection reset becomes a voltage until generating low-voltage detection reset</p> <p>Electrical Characteristics</p> <p>3.DC characteristics</p> <p>Corrected the value of "ICCT5 When using sub clock 32kHz TA=+25°C ". Max 1420<math>\mu\text{A}</math> → Max 2000<math>\mu\text{A}</math></p> <p>Corrected the value of "Power supply voltage range".  (T<sub>A</sub>: -40°C to +105°C, V<sub>CC</sub>=AV<sub>CC</sub>=2.7V to 5.5V, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)  ↓  (T<sub>A</sub>: -40°C to +105°C, V<sub>CC</sub>=AV<sub>CC</sub>=5.0V±10%/3.3V±0.3V, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)</p> <p>Corrected the value of "Power supply voltage range".  (T<sub>A</sub>: -40°C to +125°C, V<sub>CC</sub>=AV<sub>CC</sub>=2.7V to 5.5V, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)  ↓  (T<sub>A</sub>: -40°C to +125°C, V<sub>CC</sub>=AV<sub>CC</sub>=5.0V±10%/3.3V±0.3V, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)</p> <p>Corrected the value of " Pull-up resistance R<sub>UP1</sub>".  V<sub>CC</sub>=3.3V±0.3V Min 49 Max 140 → Min 45 Max 140</p> <p>Corrected the following description.  Pull-up resistance R<sub>UP2</sub></p> <p>Port pin other than P035,041,093,122 → P073,074,076,077</p> <p>Corrected the value of " Pull-up resistance R<sub>UP2</sub>".  V<sub>CC</sub>=5.0V±10% Min 25 Max 100 → Min 25 Max 60  V<sub>CC</sub>=3.3V±0.3V Min 49 Max 140 → Min 33 Max 90</p> <p>Added the value of " Pull-up resistance R<sub>UP3</sub>".  Pin name : Port pin other than P035,041,073,074,076,077,093,122  V<sub>CC</sub>=5.0V±10% Min 25 Max 100  V<sub>CC</sub>=3.3V±0.3V Min 45 Max 140</p> <p>Electrical Characteristics</p> <p>4. AC characteristics</p> <p>(4) Multi-function Serial</p> <p>(4-1) CSIO timing</p> <p>(4-1-1),(4-1-2),(4-1-3),(4-1-4)</p> <p>(4-1-1),(4-1-4)SCK<sub>↓</sub>⇒SOT delay time t<sub>SLOVI</sub></p> <p>(4-1-2),(4-1-3)SCK<sub>↑</sub>⇒SOT delay time t<sub>SHOVI</sub></p> <p>Corrected the following description.  Pin name: SCK0 to SCK11  SOT0 to SOT11</p>