



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	76
Program Memory Size	576KB (576K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	72K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 37x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f524fwbpmc-gse1

1. Product Lineup

Product lineup comparison 64 pins

	MB91F522B	MB91F523B	MB91F524B	MB91F525B	MB91F526B
System Clock	On chip PLL Clock multiple method				
Minimum instruction execution time	12.5ns (80MHz)				
Flash Capacity (Program)	(256+64)KB	(384+64)KB	(512+64)KB	(768+64)KB	(1024+64)KB
Flash Capacity (Data)	64KB				
RAM Capacity	(48+8)KB	(64+8)KB	(96+8)KB	(128+8)KB	
External BUS I/F (22address/16data/4cs)	None				
DMA Transfer	16ch				
16-bit Base Timer	None				
Free-run Timer	16bit×3ch, 32bit×1ch				
Input capture	16bit×4ch, 32bit×5ch				
Output Compare	16bit×6ch, 32bit×4ch				
16-bit Reload Timer	7ch				
PPG	16bit×21ch				
Up/down Counter	2ch				
Clock Supervisor	Yes				
External Interrupt	8ch×2units				
A/D converter	12bit×13ch (1unit), 12bit×13ch (1unit)				
D/A converter (8bit)	1ch				
Multi-Function Serial Interface	8ch ^{*1}				
CAN	64msg×2ch/128msg×1ch				
Hardware Watchdog Timer	Yes				
CRC Formation	Yes				
Low-voltage detection reset	Yes				
Flash Security	Yes				
ECC Flash/WorkFlash	Yes				
ECC RAM	Yes				
Memory Protection Function (MPU)	Yes				
Floating point arithmetic (FPU)	Yes				
Real Time Clock (RTC)	Yes				
General-purpose port (#GPIOs)	44 ports				
SSCG	Yes				
Sub clock	Yes				
CR oscillator	Yes				
OCD (On Chip Debug)	Yes				
TPU (Timing Protection Unit)	Yes				
Key code register	Yes				
Waveform generator	6ch				
NMI request function	Yes				
Operation guaranteed temperature (T _A)	-40°C to +125°C				
Power supply	2.7V to 5.5V ^{*2}				
Package	LQD064				

*1: Only channel 5, channel 6 and channel 11 support the I²C (standard mode).

*2: The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.

Table for clock supervisor and external low voltage detection reset initial value ON/OFF

Clock	CSV Initial value	LVD Initial value	Function
single	ON	ON	S
		OFF	U
	OFF	ON	H
		OFF	K
Dual	ON	ON	W
		OFF	Y
	OFF	ON	J
		OFF	L


MB 9 1 F 5 2 X □ △ ○

↳ Revision : B, C, D, E
 ↳ Function : See the table for clock supervisor and external
 low voltage detection reset initial value ON/OFF.
 ↳ PKG Type : B 64 pin
 D 80 pin
 F 100 pin
 J 120 pin
 K 144 pin
 L 176 pin
 ↳ Memory Size : 2 256 KB
 3 384 KB
 4 512 KB
 5 768 KB
 6 1 MB

2. Pin Assignment

MB91F52xB

MB91F522B, MB91F523B, MB91F524B, MB91F525B, MB91F526B



* In a single clock product, pin 56 and pin 57 are the general-purpose ports.

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001200 _H	TCGS [R/W] B,H,W -----00	—	—	TCGSE [R/W] B,H,W -----000	16-bit Free-run timer synchronous activation
001204 _H	CPCLRB0/CPCLR0 [W] H,W 11111111 11111111		TCDT0 [R/W] H,W 00000000 00000000		16-bit Free-run Timer 0
001208 _H	TCCS0 [R/W] B,H,W 00000000 01000000 ----0000 -----				
00120C _H	CPCLRB1/CPCLR1 [W] H,W 11111111 11111111		TCDT1 [R/W] H,W 00000000 00000000		16-bit Free-run Timer 1
001210 _H	TCCS1 [R/W] B,H,W 00000000 01000000 ----0000 -----				
001214 _H	CPCLRB2/CPCLR2 [W] H,W 11111111 11111111		TCDT2 [R/W] H,W 00000000 00000000		16-bit Free-run Timer 2
001218 _H	TCCS2 [R/W] B,H,W 00000000 01000000 ----0000 -----				
00121C _H to 001230 _H	—	—	—	—	Reserved
001234 _H	FRS0 [R/W] B,H,W ----- --00--00 --00--00 --00--00				16-bit Free-run timer selection
001238 _H	—		FRS1 [R/W] B,H,W --00--00 --00--00		
00123C _H	FRS2 [R/W] B,H,W --00--00 --00--00 --00--00 --00--00				
001240 _H	FRS3 [R/W] B,H,W --00--00 --00--00 --00--00 --00--00				
001244 _H	FRS4 [R/W] B,H,W --00--00 --00--00 --00--00 --00--00				
001248 _H	—	—	—	—	Reserved
00124C _H	OCCPB0/OCCP0 [R/W] H,W 00000000 00000000		OCCPB1/OCCP1 [R/W] H,W 00000000 00000000		16-bit Output compare 0/1
001250 _H	OCS01 [R/W] B,H,W -110--00 00001100		—	OCMOD01 [R/W] B,H,W -----00	
001254 _H	OCCPB2/OCCP2 [R/W] H,W 00000000 00000000		OCCPB3/OCCP3 [R/W] H,W 00000000 00000000		16-bit Output compare 2/3
001258 _H	OCS23 [R/W] B,H,W -110--00 00001100		—	OCMOD23 [R/W] B,H,W -----00	

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001804 _H	—	—/(SCSFR24) [R/W] B,H,W ----- ^{*3}	—/(SCSFR14) [R/W] B,H,W ----- ^{*3}	—/(SCSFR04) [R/W] B,H,W ----- ^{*3}	Multi-UART4 *3: Reserved because CSIO mode is not set immediately after reset. *4: Reserved because LIN2.1 mode is not set immediately after reset.
001808 _H	—/(TBYTE34)/ (LAMESR4) [R/W] B,H,W ----- ^{*3}	—/(TBYTE24)/ (LAMERT4) [R/W] B,H,W ----- ^{*3}	—/(TBYTE14)/ (LAMIER4) [R/W] B,H,W ----- ^{*3}	TBYTE04/(LAMRID4) / (LAMTID4) [R/W] B,H,W 00000000	
00180C _H	BGR4[R/W] H, W 00000000 00000000		—/(ISMK4)[R/W] B,H,W ----- ^{*2}	—/(ISBA4)[R/W] B,H,W ----- ^{*2}	
001810 _H	FCR14[R/W] B,H,W ---00100	FCR04[R/W] B,H,W -0000000	FBYTE4[R/W] B,H,W 00000000 00000000		
001814 _H	FTICR4[R/W] B,H,W 00000000 00000000		—	—	
001818 _H	SCR5/(IBCR5) [R/W] B,H,W 0--00000	SMR5[R/W] B,H,W 000-00-0	SSR5[R/W] B,H,W 0-000011	ESCR5/(IBSR5)[R/W]] B,H,W 00000000	Multi-UART5 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I ² C mode is not set immediately after reset. *3: Reserved because CSIO mode is not set immediately after reset. *4: Reserved because LIN2.1 mode is not set immediately after reset.
00181C _H	—/(RDR15/(TDR15))[R/W] B,H,W ----- ^{*3}		RDR05/(TDR05)[R/W] B,H,W -----0 00000000 ^{*1}		
001820 _H	SACSR5[R/W] B,H,W 0---000 00000000		STMR5[R] B,H,W 00000000 00000000		
001824 _H	STMCR5[R/W] B,H,W 00000000 00000000		—/(SCSCR5/SFUR5)[R/W] B,H,W ----- ^{*3} ^{*4}		
001828 _H	—/(SCSTR35)/ (LAMSR5) [R/W] B,H,W ----- ^{*3}	—/(SCSTR25)/ (LAMCR5) [R/W] B,H,W ----- ^{*3}	—/(SCSTR15)/ (SFLR15) [R/W] B,H,W ----- ^{*3}	—/(SCSTR05)/ (SFLR05) [R/W] B,H,W ----- ^{*3}	
00182C _H	—	—/(SCSFR25) [R/W] B,H,W ----- ^{*3}	—/(SCSFR15) [R/W] B,H,W ----- ^{*3}	—/(SCSFR05) [R/W] B,H,W ----- ^{*3}	
001830 _H	—/(TBYTE35)/ (LAMESR5) [R/W] B,H,W ----- ^{*3}	—/(TBYTE25)/ (LAMERT5) [R/W] B,H,W ----- ^{*3}	—/(TBYTE15)/ (LAMIER5) [R/W] B,H,W ----- ^{*3}	TBYTE05/(LAMRID5) / (LAMTID5) [R/W] B,H,W 00000000	
001834 _H	BGR5[R/W] H, W 00000000 00000000		—/(ISMK5)[R/W] B,H,W ----- ^{*2}	—/(ISBA5)[R/W] B,H,W ----- ^{*2}	
001838 _H	FCR15[R/W] B,H,W ---00100	FCR05[R/W] B,H,W -0000000	FBYTE5[R/W] B,H,W 00000000 00000000		
00183C _H	FTICR5[R/W] B,H,W 00000000 00000000		—	—	

*3: Reserved because CSIO mode is not set immediately after reset.

*4: Reserved because LIN2.1 mode is not set immediately after reset.

*1: Byte access is possible only for access to lower 8 bits.

*2: Reserved because I²C mode is not set immediately after reset.

*3: Reserved because CSIO mode is not set immediately after reset.

*4: Reserved because LIN2.1 mode is not set immediately after reset.

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001878 _H	— /(SCSTR37)/ (LAMSR7) [R/W] B,H,W ----- *3	— /(SCSTR27)/ (LAMCR7) [R/W] B,H,W ----- *3	— /(SCSTR17)/ (SFLR17) [R/W] B,H,W ----- *3	— /(SCSTR07)/ (SFLR07) [R/W] B,H,W ----- *3	Multi-UART7 *3: Reserved because CSIO mode is not set immediately after reset.
00187C _H	—	— /(SCSFR27) [R/W] B,H,W ----- *3	— /(SCSFR17) [R/W] B,H,W ----- *3	— /(SCSFR07) [R/W] B,H,W ----- *3	
001880 _H	—/(TBYTE37)/ (LAMESR7) [R/W] B,H,W ----- *3	—/(TBYTE27)/ (LAMERT7) [R/W] B,H,W ----- *3	—/(TBYTE17)/ (LAMIER7) [R/W] B,H,W ----- *3	TBYTE07/(LAMRID7) / (LAMTID7) [R/W] B,H,W 00000000	*4: Reserved because LIN2.1 mode is not set immediately after reset.
001884 _H	BGR7[R/W] H, W 00000000 00000000		— /(ISMK7)[R/W] B,H,W ----- *2	— /(ISBA7)[R/W] B,H,W ----- *2	Multi-UART7
001888 _H	FCR17[R/W] B,H,W ---00100	FCR07[R/W] B,H,W -0000000	FBYTE7[R/W] B,H,W 00000000 00000000		
00188C _H	FTICR7[R/W] B,H,W 00000000 00000000		—	—	
001890 _H	SCR8/(IBCR8) [R/W] B,H,W 0--00000	SMR8[R/W] B,H,W 000-00-0	SSR8[R/W] B,H,W 0-000011	ESCR8/(IBSR8)[R/W]] B,H,W 00000000	Multi-UART8 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I ² C mode is not set immediately after reset. *3: Reserved because CSIO mode is not set immediately after reset. *4: Reserved because LIN2.1 mode is not set immediately after reset.
001894 _H	— /(RDR18/(TDR18))[R/W] B,H,W ----- *3		RDR08/(TDR08)[R/W] B,H,W -----0 00000000 *1		
001898 _H	SACSR8[R/W] B,H,W 0----000 00000000		STMR8[R] B,H,W 00000000 00000000		
00189C _H	STMCR8[R/W] B,H,W 00000000 00000000		— /(SCSCR8/SFUR8)[R/W] B,H,W ----- *3 *4		
0018A0 _H	— /(SCSTR38)/ (LAMSR8) [R/W] B,H,W ----- *3	— /(SCSTR28)/ (LAMCR8) [R/W] B,H,W ----- *3	— /(SCSTR18)/ (SFLR18) [R/W] B,H,W ----- *3	— /(SCSTR08)/ (SFLR08) [R/W] B,H,W ----- *3	
0018A4 _H	—	— /(SCSFR28) [R/W] B,H,W ----- *3	— /(SCSFR18) [R/W] B,H,W ----- *3	— /(SCSFR08) [R/W] B,H,W ----- *3	
0018A8 _H	—/(TBYTE38)/ (LAMESR8) [R/W] B,H,W ----- *3	—/(TBYTE28)/ (LAMERT8) [R/W] B,H,W ----- *3	—/(TBYTE18)/ (LAMIER8) [R/W] B,H,W ----- *3	TBYTE08/(LAMRID8) / (LAMTID8) [R/W] B,H,W 00000000	
0018AC _H	BGR8[R/W] H,W 00000000 00000000		— /(ISMK8)[R/W] B,H,W ----- *2	— /(ISBA8)[R/W] B,H,W ----- *2	

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
002150 _H	IF2DTA11 [R/W] B,H,W 00000000 00000000		IF2DTA21 [R/W] B,H,W 00000000 00000000		CAN1 (64msb)
002154 _H	IF2DTB11 [R/W] B,H,W 00000000 00000000		IF2DTB21 [R/W] B,H,W 00000000 00000000		
002158 _H	—	—	—	—	
00215C _H	—	—	—	—	
002160 _H , 002164 _H	Reserved (IF2 data mirror)				
002168 _H to 00217C _H	—				
002180 _H	TREQR21 [R] B,H,W 00000000 00000000		TREQR11 [R] B,H,W 00000000 00000000		
002184 _H	TREQR41 [R] B,H,W 00000000 00000000		TREQR31 [R] B,H,W 00000000 00000000		
002188 _H	—	—	—	—	
00218C _H	—	—	—	—	
002190 _H	NEWDT21 [R] B,H,W 00000000 00000000		NEWDT11 [R] B,H,W 00000000 00000000		
002194 _H	NEWDT41 [R] B,H,W 00000000 00000000		NEWDT31 [R] B,H,W 00000000 00000000		
002198 _H	—	—	—	—	
00219C _H	—	—	—	—	
0021A0 _H	INTPND21 [R] B,H,W 00000000 00000000		INTPND11 [R] B,H,W 00000000 00000000		
0021A4 _H	INTPND41 [R] B,H,W 00000000 00000000		INTPND31 [R] B,H,W 00000000 00000000		
0021A8 _H	—	—	—	—	
0021AC _H	—	—	—	—	
0021B0 _H	MSGVAL21 [R] B,H,W 00000000 00000000		MSGVAL11 [R] B,H,W 00000000 00000000		
0021B4 _H	MSGVAL41 [R] B,H,W 00000000 00000000		MSGVAL31 [R] B,H,W 00000000 00000000		
0021B8 _H	—	—	—	—	
0021BC _H	—	—	—	—	

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexa decimal				
Multi-function serial interface ch.8 (reception completed)	45	2D	ICR29	348 _H	000FFF48 _H	29* ¹
Multi-function serial interface ch.8 (status)						
16-bit ICU 0 (fetching) / 16-bit ICU 1 (fetching)						
Main timer	46	2E	ICR30	344 _H	000FFF44 _H	30
Sub timer						
PLL timer						
Multi-function serial interface ch.8 (transmission completed)						
16-bit ICU 2 (fetching) / 16-bit ICU 3 (fetching)	47	2F	ICR31	340 _H	000FFF40 _H	31* ¹ , * ⁴
Clock calibration unit (sub oscillation)						
Multi-function serial interface ch.9 (reception completed)						
Multi-function serial interface ch.9 (status)	48	30	ICR32	33C _H	000FFF3C _H	32
A/D converter 0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15/16 17/18/19/20/21/22/23/24/25/26/27/28/29/30/31						
Clock calibration unit (CR oscillation)						
Multi-function serial interface ch.9 (transmission completed)	49	31	ICR33	338 _H	000FFF38 _H	33
16-bit OCU 0 (match) / 16-bit OCU 1 (match)						
32-bit Free-run timer 4						
16-bit OCU 2 (match) / 16-bit OCU 3 (match)	50	32	ICR34	334 _H	000FFF34 _H	34* ⁵
32-bit Free-run timer 3/5						
16-bit OCU 4 (match) / 16-bit OCU 5 (match)						
32-bit ICU 6 (fetching/measurement)	51	33	ICR35	330 _H	000FFF30 _H	35* ⁵
Multi-function serial interface ch.10 (reception completed)						
Multi-function serial interface ch.10 (status)						
32-bit ICU7 (fetching/measurement)	52	34	ICR36	32C _H	000FFF2C _H	36* ¹
Multi-function serial interface ch.10 (transmission completed)						
32-bit ICU8 (fetching/measurement)						
Multi-function serial interface ch.11 (reception completed)	53	35	ICR37	328 _H	000FFF28 _H	37
Multi-function serial interface ch.11 (status)						
32-bit ICU9 (fetching/measurement)						
WG dead timer underflow 0 / 1/ 2	54	36	ICR38	324 _H	000FFF24 _H	38* ¹
WG dead timer reload 0 / 1/ 2						
WG DTTI 0						
32-bit ICU4 (fetching/measurement)	55	37	ICR39	320 _H	000FFF20 _H	39
Multi-function serial interface ch.11 (transmission completed)						
32-bit ICU4 (fetching/measurement)	56	38	ICR40	31C _H	000FFF1C _H	40
Multi-function serial interface ch.11 (transmission completed)						

DC Characteristics

(T_A: -40°C to +105°C, V_{CC}= AV_{CC}=5.0V±10%/3.3V±0.3V, V_{SS}=AV_{SS}=0.0V)


Parameter	Symbol	Pin name	Conditions		Value			Unit	Remarks
					Min	Typ	Max		
Power supply current	I _{CC5}	VCC	Operating frequency F _{CP} =80MHz, F _{cpp} =40MHz, at normal operation		-	60	80	mA	
			Operating frequency F _{CP} =80MHz, F _{cpp} =40MHz, at Flash write		-	70	90	mA	
			Operating frequency F _{CP} =80MHz, F _{cpp} =40MHz, at Flash erase		-	70	90	mA	
			Operating frequency F _{CP} =64MHz, F _{cpp} =32MHz, at normal operation		-	54	71	mA	
			Operating frequency F _{CP} =64MHz, F _{cpp} =32MHz, at Flash write		-	64	81	mA	
			Operating frequency F _{CP} =64MHz, F _{cpp} =32MHz, at Flash erase		-	64	81	mA	
			Operating frequency F _{CP} =48MHz, F _{cpp} =24MHz, at normal operation		-	46	62	mA	
			Operating frequency F _{CP} =48MHz, F _{cpp} =24MHz, at Flash write		-	56	72	mA	
			Operating frequency F _{CP} =48MHz, F _{cpp} =24MHz, at Flash erase		-	56	72	mA	
	I _{CCS5}		Operating frequency F _{CP} =80MHz, F _{cpp} =40MHz, at CPU sleep mode		-	45	61	mA	
	I _{CCBS5}		Operating frequency F _{CP} =80MHz, F _{cpp} =40MHz, at bus sleep mode		-	23	51	mA	
	I _{CC5}		Watch mode	When using crystal 4MHz T _A =+25°C [*]	-	1500	2610	μA	
				When using built-in CR clock 50kHz T _A =+25°C [*]	-	450	2000		
				When using sub clock 32kHz T _A =+25°C [*]	-	460	2000		
	I _{CCH5}		Stop mode	T _A =+25°C [*]	-	450	2000	μA	
	I _{CC52}		Watch mode (power off)	When using crystal 4MHz T _A =+25°C [*]	-	1100	1300	μA	LVD/ RTC operation, Backup RAM 8KB retention
				When using built-in CR clock 50kHz , T _A =+25°C [*]	-	77	267		
				When using sub clock 32kHz T _A =+25°C [*]	-	100	285		
	I _{CCH52}		Stop mode (power off)	T _A =+25°C [*]	-	74	265	μA	Backup RAM 8KB retention

(1-2) Sub clock timing


(T_A: -40°C to +125°C, V_{CC}= AV_{CC}=5.0V ± 10%/V_{CC}=AV_{CC}=3.3V±0.3V, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Source oscillation clock frequency	F _{CL}	X0A, X1A	-	-	32.7 68	-	kHz	
Source oscillation clock cycle time	t _{LCYL}	X0A, X1A		-	30.5 2	-	μs	


· X0A,X1A clock timing



• Internal shift clock mode



• External shift clock mode



(4-2) UART (Asynchronous serial interface) timing


Bit setting: SMR : MD2=0, SMR:MD1=0, SMR : MD0=0

Bit setting: SMR : MD2=0, SMR:MD1=0, SMR : MD0=1

When external clock is selected (BGR:EXT=1)

(T_A: -40°C to +125°C, V_{CC}=AV_{CC}=5.0V±10%/V_{CC}=AV_{CC}=3.3V±0.3V, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock "L" pulse width	t _{SLSH}	SCK0 to SCK11	-	t _{CPP} +10	-	ns	output pin: C _L =50pF
Serial clock "H" pulse width	t _{SHSL}			t _{CPP} +10	-	ns	
SCK fall time	t _F			-	5	ns	
SCK rise time	t _R			-	5	ns	




(5) Timer input timing

(T_A: -40°C to +125°C, V_{CC}= AV_{CC}=5.0V ± 10%/V_{CC}=AV_{CC}=3.3V±0.3V, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t _{TIWH} , t _{TIWL}	TIN0 to TIN7 ICU0 to ICU9 FRCK0 to FRCK5 TIOA0, TIOA1, TIOB0, TIOB1, AIN0, AIN1, BIN0, BIN1, ZIN0, ZIN1	—	4t _{CPP}	—	ns	

• Timer input timing




(6) Trigger input timing

(T_A: -40°C to +125°C, V_{CC}= AV_{CC}=5.0V ± 10%/V_{CC}=AV_{CC}=3.3V±0.3V, V_{SS}=AV_{SS}=0.0V)


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t _{TRGH} , t _{TRGL}	INT0 to INT15, ADTG, RX0, RX1, RX2	—	5t _{CPP}	—	ns	
				1	—	μs	At stop mode

• Trigger input timing



Part number	Sub clock	CSV Initial value	LVD Initial value	Package ⁷²
MB91F526KWCPMC	Yes	ON	ON	LQS • 144 pin, (Lead pitch 0.5mm) Plastic
MB91F526KYCPMC			OFF	
MB91F526KJCPMC		OFF	ON	
MB91F526KLCPMC			OFF	
MB91F525KWCPMC		ON	ON	
MB91F525KYCPMC			OFF	
MB91F525KJCPMC		OFF	ON	
MB91F525KLCPMC			OFF	
MB91F524KWCPMC		ON	ON	
MB91F524KYCPMC			OFF	
MB91F524KJCPMC		OFF	ON	
MB91F524KLCPMC			OFF	
MB91F523KWCPMC		ON	ON	
MB91F523KYCPMC			OFF	
MB91F523KJCPMC		OFF	ON	
MB91F523KLCPMC			OFF	
MB91F522KWCPMC		ON	ON	
MB91F522KYCPMC			OFF	
MB91F522KJCPMC		OFF	ON	
MB91F522KLCPMC			OFF	
MB91F526KSCPMC	None	ON	ON	
MB91F526KUCPMC			OFF	
MB91F526KHCPMC		OFF	ON	
MB91F526KKCPMC			OFF	
MB91F525KSCPMC		ON	ON	
MB91F525KUCPMC			OFF	
MB91F525KHCPMC		OFF	ON	
MB91F525KKCPMC			OFF	
MB91F524KSCPMC		ON	ON	
MB91F524KUCPMC			OFF	
MB91F524KHCPMC		OFF	ON	
MB91F524KKCPMC			OFF	
MB91F523KSCPMC		ON	ON	
MB91F523KUCPMC			OFF	
MB91F523KHCPMC		OFF	ON	
MB91F523KKCPMC			OFF	
MB91F522KSCPMC		ON	ON	
MB91F522KUCPMC			OFF	
MB91F522KHCPMC		OFF	ON	
MB91F522KKCPMC			OFF	

LQI100 , 100 Lead Plastic Low Profile Quad Flat Package




PACKAGE	LQI100		
SYMBOL	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.00	—	0.20
b	0.15	0.20	0.25
c	0.09	—	0.20
D	16.00 BSC.		
D1	14.00 BSC.		
e	0.50 BSC.		
E	16.00 BSC.		
E1	14.00 BSC.		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
aaa	—	—	0.20
bbb	—	—	0.10
ccc	—	—	0.08
ddd	—	—	0.08
N	100		

NOTES

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PER SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBER PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

LQM120 , 120 Lead Plastic Low Profile Quad Flat Package



PACKAGE	LQM120		
SYMBOL	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.05	—	0.15
b	0.17	0.22	0.27
c	0.115	—	0.195
D	18.00 BSC.		
D1	16.00 BSC.		
e	0.50 BSC.		
E	18.00 BSC.		
E1	16.00 BSC.		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
aaa	—	—	0.20
bbb	—	—	0.10
ccc	—	—	0.08
ddd	—	—	0.08
N	120		

NOTES

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
2. DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
3. DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
4. TO BE DETERMINED AT SEATING PLANE C.
5. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
6. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
7. REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
8. DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBER PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
9. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
10. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

Page	Section	Change Results																																																																																																		
15	■ Pin Assignment MB91F52xF	Signals indicated by the shading below deleted in Figure.																																																																																																		
		(Error) - Bottom <table><tr><td>49</td><td>P087/DA00/PG7_0/INT8_0</td><td>50</td><td>VCC</td></tr><tr><td>48</td><td>P086/DA01/PG6_0</td><td>49</td><td>P087/DA00/PG7_0/INT8_0</td></tr><tr><td>47</td><td>P082/SIN5_0/ANI/PG2_0</td><td>48</td><td>P086/DA01/PG6_0</td></tr><tr><td>46</td><td>P081/SOT5_0/SDA5/ANO/PG1_0</td><td>47</td><td>P082/SIN5_0/ANI/PG2_0</td></tr><tr><td>45</td><td>P153/SCK5_0/SCL5/AN32/FRCK1_1/INT4_1</td><td>46</td><td>P081/SOT5_0/SDA5/ANO/PG1_0</td></tr><tr><td>44</td><td>P152/SCS53_0</td><td>45</td><td>P153/SCK5_0/SCL5/AN32/FRCK1_1/INT4_1</td></tr><tr><td>43</td><td>P073/SOT4_0/SDA4/AN33/ICU3_2</td><td>44</td><td>P152/SCS53_0</td></tr><tr><td>42</td><td>P072/SIN4_0/AN34/ICU2_2/INT5_0</td><td>43</td><td>P073/AN33/ICU3_2</td></tr><tr><td>41</td><td>P071/SCK4_2/AN35/ICU1_2/MONCLK</td><td>42</td><td>P072/SIN4_0/AN34/ICU2_2/INT5_0</td></tr><tr><td>40</td><td>P070/ICU0_2</td><td>41</td><td>P071/SCK4_2/AN35/ICU1_2/MONCLK</td></tr><tr><td>39</td><td>P067/AN36/FRCK5_0/AIN0_1</td><td>40</td><td>P070/ICU0_2</td></tr><tr><td>38</td><td>P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1</td><td>39</td><td>P067/AN36/FRCK5_0/AIN0_1</td></tr><tr><td>37</td><td>P065/SCS43_0/FRCK3_0/ZIN0_1/PG44_1</td><td>38</td><td>P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1</td></tr><tr><td>36</td><td>P064/SCS42_0/AN38/FRCK2_0/AIN1_1/PG43_1</td><td>37</td><td>P065/SCS43_0/FRCK3_0/ZIN0_1/PG44_1</td></tr><tr><td>35</td><td>P063/SCS41_0/AN39/PG5_1/FRCK1_0/BIN1_1</td><td>36</td><td>P064/SCS42_0/AN38/FRCK2_0/AIN1_1/PG43_1</td></tr><tr><td>34</td><td>P062/SCS10_1/SCS40_0/AN40/PG4_1/FRCK0_0/TOT7_1/ZIN1_1</td><td>35</td><td>P063/SCS41_0/AN39/PG5_1/FRCK1_0/BIN1_1</td></tr><tr><td>33</td><td>P061/SOT10_1/AN41/ICU6_0/PG3_1/ICU3_1/TOT6_1/INT13_1</td><td>34</td><td>P062/SCS10_1/SCS40_0/AN40/PG4_1/FRCK0_0/TOT7_1/ZIN1_1</td></tr><tr><td>32</td><td>P060/SCS10_0/PG2_1/ICU2_1/TOT5_1/INT13_0</td><td>33</td><td>P061/SOT10_1/AN41/ICU6_0/PG3_1/ICU3_1/TOT6_1/INT13_1</td></tr><tr><td>31</td><td>AVSSI/AVRL1</td><td>32</td><td>P060/SCS10_0/PG2_1/ICU2_1/TOT5_1/INT13_0</td></tr><tr><td>30</td><td>AVRHI</td><td>31</td><td>AVSSI/AVRL1</td></tr><tr><td>29</td><td>P057/SCK10_1/AN42/ICU8_0/TRG0_2/PG1_1/ICU1_1/TIN6_1</td><td>30</td><td>AVRHI</td></tr><tr><td>28</td><td>AVCCI</td><td>29</td><td>P057/SCK10_1/AN42/ICU8_0/TRG0_2/PG1_1/ICU1_1/TIN6_1</td></tr><tr><td>27</td><td>P055/SIN10_0/AN43/PG37_0/TIN4_1</td><td>28</td><td>AVCCI</td></tr><tr><td>26</td><td>VSS</td><td>27</td><td>P055/SIN10_0/AN43/PG37_0/TIN4_1</td></tr><tr><td></td><td></td><td>26</td><td>VSS</td></tr></table>	49	P087/DA00/PG7_0/INT8_0	50	VCC	48	P086/DA01/PG6_0	49	P087/DA00/PG7_0/INT8_0	47	P082/SIN5_0/ANI/PG2_0	48	P086/DA01/PG6_0	46	P081/SOT5_0/SDA5/ANO/PG1_0	47	P082/SIN5_0/ANI/PG2_0	45	P153/SCK5_0/SCL5/AN32/FRCK1_1/INT4_1	46	P081/SOT5_0/SDA5/ANO/PG1_0	44	P152/SCS53_0	45	P153/SCK5_0/SCL5/AN32/FRCK1_1/INT4_1	43	P073/SOT4_0/SDA4/AN33/ICU3_2	44	P152/SCS53_0	42	P072/SIN4_0/AN34/ICU2_2/INT5_0	43	P073/AN33/ICU3_2	41	P071/SCK4_2/AN35/ICU1_2/MONCLK	42	P072/SIN4_0/AN34/ICU2_2/INT5_0	40	P070/ICU0_2	41	P071/SCK4_2/AN35/ICU1_2/MONCLK	39	P067/AN36/FRCK5_0/AIN0_1	40	P070/ICU0_2	38	P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1	39	P067/AN36/FRCK5_0/AIN0_1	37	P065/SCS43_0/FRCK3_0/ZIN0_1/PG44_1	38	P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1	36	P064/SCS42_0/AN38/FRCK2_0/AIN1_1/PG43_1	37	P065/SCS43_0/FRCK3_0/ZIN0_1/PG44_1	35	P063/SCS41_0/AN39/PG5_1/FRCK1_0/BIN1_1	36	P064/SCS42_0/AN38/FRCK2_0/AIN1_1/PG43_1	34	P062/SCS10_1/SCS40_0/AN40/PG4_1/FRCK0_0/TOT7_1/ZIN1_1	35	P063/SCS41_0/AN39/PG5_1/FRCK1_0/BIN1_1	33	P061/SOT10_1/AN41/ICU6_0/PG3_1/ICU3_1/TOT6_1/INT13_1	34	P062/SCS10_1/SCS40_0/AN40/PG4_1/FRCK0_0/TOT7_1/ZIN1_1	32	P060/SCS10_0/PG2_1/ICU2_1/TOT5_1/INT13_0	33	P061/SOT10_1/AN41/ICU6_0/PG3_1/ICU3_1/TOT6_1/INT13_1	31	AVSSI/AVRL1	32	P060/SCS10_0/PG2_1/ICU2_1/TOT5_1/INT13_0	30	AVRHI	31	AVSSI/AVRL1	29	P057/SCK10_1/AN42/ICU8_0/TRG0_2/PG1_1/ICU1_1/TIN6_1	30	AVRHI	28	AVCCI	29	P057/SCK10_1/AN42/ICU8_0/TRG0_2/PG1_1/ICU1_1/TIN6_1	27	P055/SIN10_0/AN43/PG37_0/TIN4_1	28	AVCCI	26	VSS	27	P055/SIN10_0/AN43/PG37_0/TIN4_1		
49	P087/DA00/PG7_0/INT8_0	50	VCC																																																																																																	
48	P086/DA01/PG6_0	49	P087/DA00/PG7_0/INT8_0																																																																																																	
47	P082/SIN5_0/ANI/PG2_0	48	P086/DA01/PG6_0																																																																																																	
46	P081/SOT5_0/SDA5/ANO/PG1_0	47	P082/SIN5_0/ANI/PG2_0																																																																																																	
45	P153/SCK5_0/SCL5/AN32/FRCK1_1/INT4_1	46	P081/SOT5_0/SDA5/ANO/PG1_0																																																																																																	
44	P152/SCS53_0	45	P153/SCK5_0/SCL5/AN32/FRCK1_1/INT4_1																																																																																																	
43	P073/SOT4_0/SDA4/AN33/ICU3_2	44	P152/SCS53_0																																																																																																	
42	P072/SIN4_0/AN34/ICU2_2/INT5_0	43	P073/AN33/ICU3_2																																																																																																	
41	P071/SCK4_2/AN35/ICU1_2/MONCLK	42	P072/SIN4_0/AN34/ICU2_2/INT5_0																																																																																																	
40	P070/ICU0_2	41	P071/SCK4_2/AN35/ICU1_2/MONCLK																																																																																																	
39	P067/AN36/FRCK5_0/AIN0_1	40	P070/ICU0_2																																																																																																	
38	P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1	39	P067/AN36/FRCK5_0/AIN0_1																																																																																																	
37	P065/SCS43_0/FRCK3_0/ZIN0_1/PG44_1	38	P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1																																																																																																	
36	P064/SCS42_0/AN38/FRCK2_0/AIN1_1/PG43_1	37	P065/SCS43_0/FRCK3_0/ZIN0_1/PG44_1																																																																																																	
35	P063/SCS41_0/AN39/PG5_1/FRCK1_0/BIN1_1	36	P064/SCS42_0/AN38/FRCK2_0/AIN1_1/PG43_1																																																																																																	
34	P062/SCS10_1/SCS40_0/AN40/PG4_1/FRCK0_0/TOT7_1/ZIN1_1	35	P063/SCS41_0/AN39/PG5_1/FRCK1_0/BIN1_1																																																																																																	
33	P061/SOT10_1/AN41/ICU6_0/PG3_1/ICU3_1/TOT6_1/INT13_1	34	P062/SCS10_1/SCS40_0/AN40/PG4_1/FRCK0_0/TOT7_1/ZIN1_1																																																																																																	
32	P060/SCS10_0/PG2_1/ICU2_1/TOT5_1/INT13_0	33	P061/SOT10_1/AN41/ICU6_0/PG3_1/ICU3_1/TOT6_1/INT13_1																																																																																																	
31	AVSSI/AVRL1	32	P060/SCS10_0/PG2_1/ICU2_1/TOT5_1/INT13_0																																																																																																	
30	AVRHI	31	AVSSI/AVRL1																																																																																																	
29	P057/SCK10_1/AN42/ICU8_0/TRG0_2/PG1_1/ICU1_1/TIN6_1	30	AVRHI																																																																																																	
28	AVCCI	29	P057/SCK10_1/AN42/ICU8_0/TRG0_2/PG1_1/ICU1_1/TIN6_1																																																																																																	
27	P055/SIN10_0/AN43/PG37_0/TIN4_1	28	AVCCI																																																																																																	
26	VSS	27	P055/SIN10_0/AN43/PG37_0/TIN4_1																																																																																																	
		26	VSS																																																																																																	

Page	Section	Change Results																																																																																																																										
20	■PIN Description	A List of "Pin Description" modified.																																																																																																																										
		(Error)																																																																																																																										
		<table><tr><th colspan="6">Pin no.</th><th rowspan="2">Pin Name</th></tr><tr><th>64</th><th>80</th><th>100</th><th>120</th><th>144</th><th>176</th></tr><tr><td rowspan="5">-</td><td rowspan="5">-</td><td rowspan="5">4</td><td rowspan="5">7</td><td rowspan="5">10</td><td rowspan="5">12</td><td>P025</td></tr><tr><td>WR1X</td></tr><tr><td>SOT4_1</td></tr><tr><td>PPG25_0</td></tr><tr><td>TIN2_0</td></tr><tr><td rowspan="2">-</td><td rowspan="2">-</td><td rowspan="2">-</td><td rowspan="2">-</td><td rowspan="2">-</td><td rowspan="2">13</td><td>P172</td></tr><tr><td>PPG38_1</td></tr><tr><td rowspan="5">-</td><td rowspan="5">4</td><td rowspan="5">5</td><td rowspan="5">8</td><td rowspan="5">11</td><td rowspan="5">14</td><td>P026</td></tr><tr><td>A00</td></tr><tr><td>SCK4_1</td></tr><tr><td>PPG26_0</td></tr><tr><td>TIN3_0</td></tr><tr><td rowspan="5">4</td><td rowspan="5">5</td><td rowspan="5">6</td><td rowspan="5">9</td><td rowspan="5">12</td><td rowspan="5">15</td><td>P027</td></tr><tr><td>A01</td></tr><tr><td>SCS40_1</td></tr><tr><td>PPG27_0</td></tr><tr><td>TOT0_0</td></tr><tr><td rowspan="2">-</td><td rowspan="2">-</td><td rowspan="2">-</td><td rowspan="2">-</td><td rowspan="2">-</td><td rowspan="2">16</td><td>RTO3_1</td></tr><tr><td>P173</td></tr><tr><td rowspan="5">-</td><td rowspan="5">-</td><td rowspan="5">7</td><td rowspan="5">10</td><td rowspan="5">13</td><td rowspan="5">17</td><td>PPG39_1</td></tr><tr><td>P030</td></tr><tr><td>A02</td></tr><tr><td>SCS41_1</td></tr><tr><td>PPG28_0</td></tr><tr><td rowspan="5">-</td><td rowspan="5">6</td><td rowspan="5">8</td><td rowspan="5">11</td><td rowspan="5">14</td><td rowspan="5">18</td><td>TOT1_0</td></tr><tr><td>P031</td></tr><tr><td>A03</td></tr><tr><td>SCS42_1</td></tr><tr><td>PPG29_0</td></tr><tr><td rowspan="5">5</td><td rowspan="5">7</td><td rowspan="5">9</td><td rowspan="5">12</td><td rowspan="5">15</td><td rowspan="5">19</td><td>TOT2_0</td></tr><tr><td>P032</td></tr><tr><td>A04</td></tr><tr><td>SCS43_1</td></tr><tr><td>PPG30_0</td></tr><tr><td rowspan="5">6</td><td rowspan="5">8</td><td rowspan="5">10</td><td rowspan="5">13</td><td rowspan="5">16</td><td rowspan="5">20</td><td>TOT3_0</td></tr><tr><td>RTO2_1</td></tr><tr><td>P033</td></tr><tr><td>A05</td></tr><tr><td>PPG31_0</td></tr><tr><td rowspan="3">6</td><td rowspan="3">8</td><td rowspan="3">10</td><td rowspan="3">13</td><td rowspan="3">16</td><td rowspan="3">20</td><td>ICU3_3</td></tr><tr><td>TIN4_0</td></tr><tr><td>RTO1_1</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>SCK3_2</td></tr></table>	Pin no.						Pin Name	64	80	100	120	144	176	-	-	4	7	10	12	P025	WR1X	SOT4_1	PPG25_0	TIN2_0	-	-	-	-	-	13	P172	PPG38_1	-	4	5	8	11	14	P026	A00	SCK4_1	PPG26_0	TIN3_0	4	5	6	9	12	15	P027	A01	SCS40_1	PPG27_0	TOT0_0	-	-	-	-	-	16	RTO3_1	P173	-	-	7	10	13	17	PPG39_1	P030	A02	SCS41_1	PPG28_0	-	6	8	11	14	18	TOT1_0	P031	A03	SCS42_1	PPG29_0	5	7	9	12	15	19	TOT2_0	P032	A04	SCS43_1	PPG30_0	6	8	10	13	16	20	TOT3_0	RTO2_1	P033	A05	PPG31_0	6	8	10	13	16	20	ICU3_3	TIN4_0	RTO1_1							SCK3_2
		Pin no.						Pin Name																																																																																																																				
		64	80	100	120	144	176																																																																																																																					
		-	-	4	7	10	12	P025																																																																																																																				
								WR1X																																																																																																																				
								SOT4_1																																																																																																																				
								PPG25_0																																																																																																																				
								TIN2_0																																																																																																																				
		-	-	-	-	-	13	P172																																																																																																																				
								PPG38_1																																																																																																																				
		-	4	5	8	11	14	P026																																																																																																																				
								A00																																																																																																																				
								SCK4_1																																																																																																																				
								PPG26_0																																																																																																																				
								TIN3_0																																																																																																																				
		4	5	6	9	12	15	P027																																																																																																																				
								A01																																																																																																																				
								SCS40_1																																																																																																																				
								PPG27_0																																																																																																																				
								TOT0_0																																																																																																																				
		-	-	-	-	-	16	RTO3_1																																																																																																																				
								P173																																																																																																																				
		-	-	7	10	13	17	PPG39_1																																																																																																																				
								P030																																																																																																																				
								A02																																																																																																																				
								SCS41_1																																																																																																																				
								PPG28_0																																																																																																																				
		-	6	8	11	14	18	TOT1_0																																																																																																																				
								P031																																																																																																																				
								A03																																																																																																																				
								SCS42_1																																																																																																																				
								PPG29_0																																																																																																																				
		5	7	9	12	15	19	TOT2_0																																																																																																																				
								P032																																																																																																																				
								A04																																																																																																																				
								SCS43_1																																																																																																																				
								PPG30_0																																																																																																																				
		6	8	10	13	16	20	TOT3_0																																																																																																																				
RTO2_1																																																																																																																												
P033																																																																																																																												
A05																																																																																																																												
PPG31_0																																																																																																																												
6	8	10	13	16	20	ICU3_3																																																																																																																						
						TIN4_0																																																																																																																						
						RTO1_1																																																																																																																						
						SCK3_2																																																																																																																						

Page	Section	Change Results																																																																																																	
21, 22	■PIN Description	A List of "Pin Description" modified.																																																																																																	
		(Error)																																																																																																	
		<table><tr><th colspan="6">Pin no.</th><th rowspan="2">Pin Name</th></tr><tr><th>64</th><th>80</th><th>100</th><th>120</th><th>144</th><th>176</th></tr><tr><td rowspan="7">7</td><td rowspan="7">9</td><td rowspan="7">11</td><td rowspan="7">14</td><td rowspan="7">17</td><td rowspan="7">21</td><td>P034</td></tr><tr><td>A06</td></tr><tr><td>OCU11_1</td></tr><tr><td>ICU2_3</td></tr><tr><td>TIN5_0</td></tr><tr><td>RTO0_1</td></tr><tr><td>SOT3_2</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td rowspan="7">8</td><td rowspan="7">10</td><td rowspan="7">13</td><td rowspan="7">16</td><td rowspan="7">19</td><td rowspan="7">23</td><td>P151</td></tr><tr><td>SCK8_0/ SCL8</td></tr><tr><td>OCU9_1</td></tr><tr><td>TRG7_0</td></tr><tr><td>ICU0_3</td></tr><tr><td>TIN7_0</td></tr><tr><td>ZIN0_2</td></tr><tr><td>DTTI_1</td></tr><tr><td rowspan="6">9</td><td rowspan="6">11</td><td rowspan="6">14</td><td rowspan="6">17</td><td rowspan="6">20</td><td rowspan="6">24</td><td>P035</td></tr><tr><td>A07</td></tr><tr><td>SIN8_0</td></tr><tr><td>OCU8_1</td></tr><tr><td>TOT4_0</td></tr><tr><td>AIN0_0</td></tr><tr><td>INT11_0</td></tr><tr><td rowspan="5">10</td><td rowspan="5">12</td><td rowspan="5">15</td><td rowspan="5">18</td><td rowspan="5">21</td><td rowspan="5">25</td><td>P036</td></tr><tr><td>A08</td></tr><tr><td>SCS8_0</td></tr><tr><td>OCU7_1</td></tr><tr><td>TOT5_0</td></tr><tr><td>BIN0_0</td></tr><tr><td rowspan="4">-</td><td rowspan="4">-</td><td rowspan="4">16</td><td rowspan="4">19</td><td rowspan="4">22</td><td rowspan="4">26</td><td>P037</td></tr><tr><td>A09</td></tr><tr><td>OCU6_1</td></tr><tr><td>TOT6_0</td></tr><tr><td rowspan="2">-</td><td rowspan="2">-</td><td rowspan="2">-</td><td rowspan="2">-</td><td rowspan="2">-</td><td rowspan="2">27</td><td>ZIN0_0</td></tr><tr><td>P174</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>TRG8_1</td></tr></table>	Pin no.						Pin Name	64	80	100	120	144	176	7	9	11	14	17	21	P034	A06	OCU11_1	ICU2_3	TIN5_0	RTO0_1	SOT3_2								8	10	13	16	19	23	P151	SCK8_0/ SCL8	OCU9_1	TRG7_0	ICU0_3	TIN7_0	ZIN0_2	DTTI_1	9	11	14	17	20	24	P035	A07	SIN8_0	OCU8_1	TOT4_0	AIN0_0	INT11_0	10	12	15	18	21	25	P036	A08	SCS8_0	OCU7_1	TOT5_0	BIN0_0	-	-	16	19	22	26	P037	A09	OCU6_1	TOT6_0	-	-	-	-	-	27	ZIN0_0	P174							TRG8_1
		Pin no.						Pin Name																																																																																											
		64	80	100	120	144	176																																																																																												
		7	9	11	14	17	21	P034																																																																																											
								A06																																																																																											
								OCU11_1																																																																																											
								ICU2_3																																																																																											
								TIN5_0																																																																																											
								RTO0_1																																																																																											
								SOT3_2																																																																																											
		8	10	13	16	19	23	P151																																																																																											
								SCK8_0/ SCL8																																																																																											
								OCU9_1																																																																																											
								TRG7_0																																																																																											
								ICU0_3																																																																																											
								TIN7_0																																																																																											
								ZIN0_2																																																																																											
		DTTI_1																																																																																																	
		9	11	14	17	20	24	P035																																																																																											
								A07																																																																																											
								SIN8_0																																																																																											
								OCU8_1																																																																																											
								TOT4_0																																																																																											
								AIN0_0																																																																																											
		INT11_0																																																																																																	
		10	12	15	18	21	25	P036																																																																																											
								A08																																																																																											
								SCS8_0																																																																																											
								OCU7_1																																																																																											
								TOT5_0																																																																																											
		BIN0_0																																																																																																	
		-	-	16	19	22	26	P037																																																																																											
								A09																																																																																											
OCU6_1																																																																																																			
TOT6_0																																																																																																			
-	-	-	-	-	27	ZIN0_0																																																																																													
						P174																																																																																													
						TRG8_1																																																																																													

Page	Section	Change Results																																																																																				
21, 22	■PIN Description	(Continued) (Correct)																																																																																				
		<table><tr><th colspan="6">Pin no.</th><th rowspan="2">Pin Name</th></tr><tr><th>64</th><th>80</th><th>100</th><th>120</th><th>144</th><th>176</th></tr></table>	Pin no.						Pin Name	64	80	100	120	144	176																																																																							
		Pin no.						Pin Name																																																																														
		64	80	100	120	144	176																																																																															
		<table><tr><td rowspan="7">7^{*1}</td><td rowspan="7">9^{*1}</td><td rowspan="7">11^{*1}</td><td rowspan="7">14^{*1}</td><td rowspan="7">17</td><td rowspan="7">21</td><td>P034</td></tr><tr><td>A06^{*2, *3, *4, *5}</td></tr><tr><td>OCU11_1</td></tr><tr><td>ICU2_3</td></tr><tr><td>TIN5_0</td></tr><tr><td>RTO0_1</td></tr><tr><td>SOT3_2</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td rowspan="7">8^{*1}</td><td rowspan="7">10^{*1}</td><td rowspan="7">13</td><td rowspan="7">16</td><td rowspan="7">19</td><td rowspan="7">23</td><td>P151</td></tr><tr><td>SCK8_0/ SCL8^{*2, *3}</td></tr><tr><td>OCU9_1</td></tr><tr><td>TRG7_0</td></tr><tr><td>ICU0_3</td></tr><tr><td>TIN7_0</td></tr><tr><td>ZIN0_2</td></tr><tr><td>DTTI_1</td></tr><tr><td rowspan="7">9^{*1}</td><td rowspan="7">11^{*1}</td><td rowspan="7">14^{*1}</td><td rowspan="7">17^{*1}</td><td rowspan="7">20</td><td rowspan="7">24</td><td>P035</td></tr><tr><td>A07^{*2, *3, *4, *5}</td></tr><tr><td>SIN8_0^{*2, *3}</td></tr><tr><td>OCU8_1</td></tr><tr><td>TOT4_0</td></tr><tr><td>AIN0_0</td></tr><tr><td>INT11_0</td></tr><tr><td rowspan="6">10^{*1}</td><td rowspan="6">12^{*1}</td><td rowspan="6">15^{*1}</td><td rowspan="6">18^{*1}</td><td rowspan="6">21</td><td rowspan="6">25</td><td>P036</td></tr><tr><td>A08^{*2, *3, *4, *5}</td></tr><tr><td>SCS8_0^{*2, *3}</td></tr><tr><td>OCU7_1</td></tr><tr><td>TOT5_0</td></tr><tr><td>BIN0_0</td></tr><tr><td rowspan="4">-</td><td rowspan="4">-</td><td rowspan="4">16^{*1}</td><td rowspan="4">19^{*1}</td><td rowspan="4">22</td><td rowspan="4">26</td><td>P037</td></tr><tr><td>A09^{*4, *5}</td></tr><tr><td>OCU6_1</td></tr><tr><td>TOT6_0</td></tr><tr><td rowspan="2">-</td><td rowspan="2">-</td><td rowspan="2">-</td><td rowspan="2">-</td><td rowspan="2">-</td><td rowspan="2">27</td><td>ZIN0_0</td></tr><tr><td>P174</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>TRG8_1</td></tr></table>	7 ^{*1}	9 ^{*1}	11 ^{*1}	14 ^{*1}	17	21	P034	A06 ^{*2, *3, *4, *5}	OCU11_1	ICU2_3	TIN5_0	RTO0_1	SOT3_2								8 ^{*1}	10 ^{*1}	13	16	19	23	P151	SCK8_0/ SCL8 ^{*2, *3}	OCU9_1	TRG7_0	ICU0_3	TIN7_0	ZIN0_2	DTTI_1	9 ^{*1}	11 ^{*1}	14 ^{*1}	17 ^{*1}	20	24	P035	A07 ^{*2, *3, *4, *5}	SIN8_0 ^{*2, *3}	OCU8_1	TOT4_0	AIN0_0	INT11_0	10 ^{*1}	12 ^{*1}	15 ^{*1}	18 ^{*1}	21	25	P036	A08 ^{*2, *3, *4, *5}	SCS8_0 ^{*2, *3}	OCU7_1	TOT5_0	BIN0_0	-	-	16 ^{*1}	19 ^{*1}	22	26	P037	A09 ^{*4, *5}	OCU6_1	TOT6_0	-	-	-	-	-	27	ZIN0_0	P174							TRG8_1
		7 ^{*1}							9 ^{*1}	11 ^{*1}	14 ^{*1}	17	21	P034																																																																								
														A06 ^{*2, *3, *4, *5}																																																																								
														OCU11_1																																																																								
														ICU2_3																																																																								
														TIN5_0																																																																								
														RTO0_1																																																																								
			SOT3_2																																																																																			
		8 ^{*1}	10 ^{*1}	13	16	19	23	P151																																																																														
								SCK8_0/ SCL8 ^{*2, *3}																																																																														
								OCU9_1																																																																														
								TRG7_0																																																																														
								ICU0_3																																																																														
								TIN7_0																																																																														
								ZIN0_2																																																																														
		DTTI_1																																																																																				
		9 ^{*1}	11 ^{*1}	14 ^{*1}	17 ^{*1}	20	24	P035																																																																														
								A07 ^{*2, *3, *4, *5}																																																																														
								SIN8_0 ^{*2, *3}																																																																														
								OCU8_1																																																																														
								TOT4_0																																																																														
								AIN0_0																																																																														
								INT11_0																																																																														
		10 ^{*1}	12 ^{*1}	15 ^{*1}	18 ^{*1}	21	25	P036																																																																														
								A08 ^{*2, *3, *4, *5}																																																																														
								SCS8_0 ^{*2, *3}																																																																														
								OCU7_1																																																																														
TOT5_0																																																																																						
BIN0_0																																																																																						
-	-	16 ^{*1}	19 ^{*1}	22	26	P037																																																																																
						A09 ^{*4, *5}																																																																																
						OCU6_1																																																																																
						TOT6_0																																																																																
-	-	-	-	-	27	ZIN0_0																																																																																
						P174																																																																																
						TRG8_1																																																																																