

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	120
Program Memory Size	576KB (576K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	72K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 48x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f524khbpmc-gs-f4k5e1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Power-on reset
- Low-voltage detection reset (independently monitor the external power supply and the internal power supply)
 - The external power supply can select initial value ON/OFF by the part number.
- Device Package : 176/144/120/100/80/64
- CMOS 90nm Technology
- Power supplies
 - □ 5V Power supply
 - □ The internal 1.2V is generated from 5V with the voltage step-down circuit



Product lineup comparison 100 pins

	MB91F522F	MB91F523F	MB91F524F	MB91F525F	MB91F526F	
System Clock	On chip PLL Clock multiple method					
Minimum instruction execution time	12.5ns (80MHz)					
Flash Capacity (Program)	(256+64)KB	(384+64)KB	(512+64)KB	(768+64)KB	(1024+64)KB	
Flash Capacity (Data)		,	64KB		,	
RAM Capacity	(48+	8)KB	(64+8)KB	(96+8)KB	(128+8)KB	
External BUS I/F	,	,	Nissa	, ,	. ,	
(22address/16data/4cs)			None			
DMA Transfer			16ch			
16-bit Base Timer			1ch			
Free-run Timer		16	bit×3ch, 32bit×	3ch		
Input capture		16	bit×4ch, 32bit×	6ch		
Output Compare		16	bit×6ch, 32bit×	3ch		
16-bit Reload Timer			8ch			
PPG			16bit×34ch			
Up/down Counter			2ch			
Clock Supervisor			Yes			
External Interrupt			8ch×2units			
A/D converter		12bit×21ch	n (1unit), 12bit×	16ch (1unit)		
D/A converter (8bit)	2ch					
Multi-Function Serial Interface			12ch ^{*1}			
CAN	64msg×2ch/128msg×1ch					
Hardware Watchdog Timer			Yes			
CRC Formation			Yes			
Low-voltage detection reset			Yes			
Flash Security			Yes			
ECC Flash/WorkFlash			Yes			
ECC RAM			Yes			
Memory Protection Function (MPU)			Yes			
Floating point arithmetic (FPU)			Yes			
Real Time Clock (RTC)			Yes			
General-purpose port (#GPIOs)			76 ports			
SSCG			Yes			
Sub clock			Yes			
CR oscillator			Yes			
NMI request function	Yes					
OCD (On Chip Debug)	Yes					
TPU (Timing Protection Unit)	Yes					
Key code register	Yes					
Waveform generator	6ch					
Operation guaranteed temperature			-40°C to +125°0	2		
(T _A) Power supply			2.7V to 5.5V *2			
Package			LQI100			

^{*1:} Only channel 5, channel 6, channel 7, channel 8 and channel 11 support the I2C (standard mode).

^{*2:} The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.



■ Crystal oscillation circuit

An external noise to the X0 or X1 pin may cause a device malfunction. The printed circuit board must be designed to lay out X0 and X1 pins, crystal oscillator (or ceramic resonator), and the bypass capacitor to be grounded to the close position to the device.

The printed circuit board artwork is recommended to surround the X0 and X1 pins by ground circuits.

■ Mode pins (MD1, MD0)

Connect the MD1and MD0 mode pins to the VCC or VSS pin directly. To prevent an erroneous selection of test mode caused by the noise, reduce the pattern length between each mode pin and VCC or VSS pin on the printed circuit board. Also, use the low-impedance pin connection.

■ During power-on

To prevent a malfunction of the voltage step-down circuit built in the device, the voltage rising must be monotonic during power-on.

■ Notes during PLL clock operation

When the PLL clock is selected and if the oscillator is disconnected or if the input is stopped, this clock may continue to operate at the free running frequency of the self-oscillator circuit built in the PLL clock. This operation is not guaranteed.

■ Treatment of A/D converter power supply pins

Connect the pins to have AVCC=AVRH=VCC and AVSS/AVRL=VSS even if the A/D converter is not used.

■ Notes on using external clock

An external clock is not supported. None of the external direct clock input can be used for both main clock and sub clock.

■ Power-on sequence of A/D converter analog inputs

Be sure to turn on the digital power supply (Vcc) first, and then turn on the A/D converter power supplies (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN47). Also, turn off the A/D converter power supplies and analog inputs first, and then turn off the digital power supply (Vcc). When the AVRH pin voltage is turned on or off, it must not exceed AVCC. Even if a common analog input pin is used as an input port, its input voltage must not exceed AVcc. (However, the analog power supply and digital power supply can be turned on or off simultaneously.)

■ Treatment of C pin

This device contains a voltage step-down circuit. A capacitor must always be connected to the C pin to assure the internal stabilization of the device. For the standard values, see the "Recommended Operating Conditions" of the latest data sheet.

Note: Please see the latest data sheet for a detailed specification of the operation voltage.

■ Function switching of a multiplexed port

To switch between the port function and the multiplexed pin function, use the PFR (port function register). However, if a pin is also used for an external bus, its function is switched by the external bus setting. For details, see "I/O PORTS" in the hardware manual.


Low-power consumption mode

To transit to the sleep mode, watch mode, stop mode, watch mode(power-off) or stop mode(power-off), follow the procedure explained in "Activating the sleep mode, watch mode, or stop mode" or "Activating the watch mode (power-off) or stop mode(power-off)" of " POWER CONSUMPTION CONTROL" in the hardware manual.

Take the following notes when using a monitor debugger.

- Do not set a break point for the low-power consumption transition program.
- Do not execute an operation step for the low-power consumption transition program.







MB91F522K, MB91F523K, MB91F524K, MB91F525K, MB91F526K Regulator FR81s CPU core Power-on reset MPU Debug Interface CR oscillator Instruction Data XBS XBS Crossbar Switch Flash On-chip bus(AHB) From Maste To Slave From Maste RAM ECC Control(XBS RAM) CAN (3ch) RX,TX RAM ECC Control (BackUp RAM) D,A, ASX,CS, RDX, Async Bus Bridge (PCLK1 <-> PCLK2) Async Bus Bridge (PCLK1 <-> PCLK2) CAN prescaler WRX, SYSCLK, CRC RTC/WDT1 Calibration DTTI.RTO 16bit Free-run timer (3ch) FRCK 16bit Input capture (4ch) 32bit Free-run timer(3ch) FRCK 16bit Output compare (6ch) 32bit Input capture(6ch) 12bit AD converter (32ch + 16ch) ICU 32bit Output compare(6ch) ADTG AIN ADC enable (ADER) SOUT, OCU Base timer (2ch) TIOA,TIOB U/D counter (2ch) Bus Bridge (32bit <-> 16bit) AIN,BIN,ZIN Reload timer (8ch) TRG,PPG TIN,TOT 8bit DA converter (2ch DAO Bus Bridge (32bit <-> 16bit) Clock monitor External interrupt input(16ch) MONCLK Real time clock Watchdog timer(SW and HW) ⊠NMIX NMI DMA transfer request generate/cle Low-voltage detection (External power supply low-voltage detection) Clock control (divide control RSTX ⊠ Reset control register (Internal power supply low-voltage detection) Low-power consumption setting register Clock control (Clock setting, Main timer, Sub timer, PLL time Delay interrupt Interrupt controlle



A al al :	Address offset value / Register name						
Address	+0	+1	+2	+3	Block		
000000н	PDR00 [R/W] B,H,W XXXXXXXX	PDR01 [R/W] B,H,W XXXXXXXX	PDR02 [R/W] B,H,W XXXXXXXX	PDR03 [R/W] B,H,W XXXXXXXX			
000004 _H	PDR04 [R/W] B,H,W XXXXXXXX	PDR05 [R/W] B,H,W XXXXXXXX	PDR06 [R/W] B,H,W XXXXXXXX	PDR07 [R/W] B,H,W XXXXXXXX			
000008 _H	PDR08 [R/W] B,H,W XXXXXXXX	PDR09 [R/W] B,H,W XXXXXXXX	PDR10 [R/W] B,H,W XXXXXXXX	PDR11 [R/W] B,H,W XXXXXXXX			
00000C _H	PDR12 [R/W] B,H,W XXXXXXXX	PDR13 [R/W] B,H,W -XXXXXXX	PDR14 [R/W] B,H,W XXX	PDR15 [R/W] B,H,W XXXXXX	Port Data Register		
000010 _H	_	_	_	_			
000014 _H	_	_	_	_			
000018 _H	PDR16 [R/W] B,H,W XXXXXXXX	PDR17 [R/W] B,H,W XXXXXXXX	PDR18 [R/W] B,H,W XXXXXXXX	PDR19 [R/W] B,H,W XXXXXXXX			
00001C _H to 000034 _H	_	_	_	_	Reserved		
000038 _H	WDTECR0 [R/W] B,H,W 00000	_	_	_	Watchdog Timer		
00003С _Н	WDTCR0 [R/W] B,H,W -00000	WDTCPR0 [W] B,H,W 00000000	WDTCR1 [R] B,H,W 0110	WDTCPR1 [W] B,H,W 00000000	[S]		
000040 _H	_	_	_	_	Reserved		
000044 _H	DICR [R/W] B,H,W 0	_	_	_	Delayed Interrup		
000048 _Н to 00005С _Н	_	_	_	_	Reserved		
000060н	TMRL RAO (R/W) H TMRO (• •				
000064н	TMRLRB0 [R/W] H XXXXXXXX XXXXXXX		•	R/W] B,H,W 0-000000	Reload Timer 0		
000068н	TMRLRA7 [R/W] H XXXXXXXX XXXXXXX		TMR7 XXXXXXXX	Delegal Times 7			
00006С _н	TMRLRB XXXXXXXX	7 [R/W] H XXXXXXXX	TMCSR7 [R/W] B,H,W 00000000 0-000000		Reload Timer 7		
000070 _H	_		FRS8 [R/W] B,H,W 00000000000	Free-run timer selection register 8			



		Address offset val	ue / Register name					
Address	+0	+1	+2	+3	Block			
000BF8 _H	_			MBR [R/W] B,H,W 00 XXXXXXX				
000BFC _н	_	_	=	V] B,H,W X	OCDU			
000С00 _н		DCCR0 00000000 0	= =					
000С04 _н		[R/W] H 000) [R/W] H) 00000000				
000С08 _н	xx	DSAR0	= =	XXX				
000С0Сн	XX	DDAR0		xxx				
000С10 _Н		DCCR1	• •					
000C14 _H		[R/W] H 000		[R/W] H				
000C18 _H		DSAR1	[R/W] W					
000C1C _H	XX	xxx						
000С20 _Н		DCCR2 00000000 0	= =		DMA			
000C24 _H		[R/W] H 000		2 [R/W] H 0 00000000	Controller [S]			
000С28 _Н	XX	DSAR2		xxx				
000С2С _Н	XX	DDAR2	= =	xxx				
000С30н		DCCR3						
000С34 _Н	DCSR3 0							
000С38н	XX							
000С3Сн	xx							
000С40 _Н								
000С44 _Н	DCSR4 0	I [R/W] H 0 00000000						
000C48 _H	XX	DSAR4 XXXXXXX XXXXXXXX		XXX				



	Address offset value / Register name					
Address	+0	+1	+2	+3	Block	
0020BC _н	MSGVAL80 00000000	CANO				
0020C0 _H to 0020FC _H			_		— CAN0 (128msb)	
002100н	CTRLR1 [F 0	-		R/W] B,H,W 00000000		
002104н	ERRCNT1 00000000		_	/W] B,H,W 00000001		
002108н	INTR1 [F 00000000		_	R/W] B,H,W X00000		
00210С _н	BRPER1 [F	-	_	_		
002110 _н	IF1CREQ1 [0 0	_		[R/W] B,H,W 00000000		
002114 _н	IF1MSK21 [11-11111			IF1MSK11 [R/W] B,H,W 11111111 11111111		
002118 _н	IF1ARB21 [R/W] B,H,W 00000000 00000000			IF1ARB11 [R/W] B,H,W 00000000 00000000		
00211С _н	IF1MCTR1 [00000000		_	_		
002120 _н	IF1DTA11 [R/W] B,H,W 00000000 00000000			[R/W] B,H,W 0 00000000		
002124 _н	IF1DTB11 [I 00000000			[R/W] B,H,W 0 00000000		
002128н	_	_	_	_		
00212C _н	_	_	_	_		
002130 _H , 002134 _H		Reserved (I	IF1 data mirror)			
002138 _Н	_	_	_	_		
00213С _Н	_	_	_	_		
002140 _н	IF2CREQ1 [R/W] B,H,W 0 00000001			[R/W] B,H,W 00000000	CAN1 (64msb)	
002144 _н	IF2MSK21 [11-11111	_	IF2MSK11 [R/W] B,H,W 11111111 11111111			
002148 _н	IF2ARB21 [00000000	-		[R/W] B,H,W 0 00000000		
00214С _н	IF2MCTR1 [00000000		_	_		



	Interrupt number		Interrupt		Default	
Interrupt factor	Decimal	Hexadecimal	level	Offset	address for	RN
Multi-function serial interface					TBR	
ch.8 (reception completed)						
Multi-function serial interface	45	2D	ICR29	348⊦	000FFF48 _н	29* ¹
ch.8 (status)	45	20	ICKZ9	340H	000FFF46H	29
16-bit ICU 0 (fetching) / 16-bit ICU 1 (fetching)	1					
Main timer						
Sub timer	1					
PLL timer	1					
Multi-function serial interface	46	2E	ICR30	344 _H	000FFF44 _н	30
ch.8 (transmission completed)						
16-bit ICU 2 (fetching) /16-bit ICU 3 (fetching)	-					
Clock calibration unit (sub oscillation)						
Multi-function serial interface	1					
ch.9 (reception completed)	47	2F	ICR31	340	000FFF40 _н	31* ^{1,} * ⁴
Multi-function serial interface	┤	۷.	10131	U T UH	TOOL 1 TOH	01
ch.9 (status)						
A/D converter						
0/1/7/9/10/11/12/13/14/15/16/	48	30	ICR32	33Cu	000FFF3C _H	32
17/18/19/20/21/22/23/24/25/26/27/28/29/30/31	10	00	101102	000 _H	00011100h	02
Clock calibration unit (CR oscillation)						
Multi-function serial interface						
ch.9 (transmission completed)	49	31	ICR33	338н	000FFF38 _н	33
16-bit OCU 0 (match) / 16-bit OCU 1 (match)	1					
32-bit Free-run timer 4						-
16-bit OCU 2 (match) / 16-bit OCU 3 (match)	50	32	ICR34	334 _H	000FFF34 _н	34* ⁵
32-bit Free-run timer 3/5						-
16-bit OCU 4 (match) / 16-bit OCU 5 (match)	51	33	ICR35	330н	000FFF30 _н	35* ⁵
32-bit ICU6 (fetching/measurement)						
Multi-function serial interface						
ch.10 (reception completed)	52	34	ICR36	32C _H	000FFF2C _н	36* ¹
Multi-function serial interface						
ch.10 (status)						
32-bit ICU7 (fetching/measurement)						
Multi-function serial interface	53	35	ICR37	328 _H	000FFF28 _H	37
ch.10 (transmission completed)						
32-bit ICU8 (fetching/measurement)						
Multi-function serial interface						
ch.11 (reception completed)	54	36	ICR38	324 _H	000FFF24 _н	38* ¹
Multi-function serial interface						
ch.11 (status)						
32-bit ICU9 (fetching/measurement)						
WG dead timer underflow 0/1/2	- F	27	ICD20	220	0005550	20
WG dead timer reload 0/1/2	55	37	ICR39	320 _H	000FFF20 _H	39
WG DTTI 0						
32-bit ICU4 (fetching/measurement)						
Multi-function serial interface	56	38	ICR40	31C _H	000FFF1Сн	40
ch.11 (transmission completed)						



	Interr	upt number	Interrupt		Default	
Interrupt factor	Decimal	Hexadecimal	level	Offset	address for TBR	RN
32-bit ICU5 (fetching/measurement)						
A/D converter	57	39	ICR41	318 _H	000FFF18 _н	41
32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/47						
32-bit OCU 6/7/10/11 (match)	58	3A	ICR42	314 _H	000FFF14 _н	42
32-bit OCU 8/9 (match)	59	3B	ICR43	310 _H	000FFF10 _н	43
-	60	3C	ICR44	30Сн	000FFF0С _н	44
Base timer 1 IRQ0						
Base timer 1 IRQ1	61	3D	ICR45	308 _H	000FFF08 _H	45
DMAC0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304 _H	000FFF04 _H	-
Delay interrupt	63	3F	ICR47	300 _H	000FFF00 _н	-
System reserved (Used for REALOS)	64	40	-	2FC _H	000FFEFC _н	-
System reserved (Used for REALOS)	65	41	-	2F8 _H	000FFEF8 _H	-
	66	42		2F4 _H	000FFEF4 _H	
Used with the INT instruction		I	-			-
	255	FF		000 _H	000FFC00 _H	

Note: It does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

^{*1:} It does not support a DMA transfer by the status of the multi-function serial interface and I²C reception.

^{*2:} Reload timer ch.4 to ch.7 do not support a DMA transfer by the interrupt.

^{*3:} PPG ch.24 to ch.47 do not support a DMA transfer by the interrupt.

^{*4:} The clock calibration unit does not support a DMA transfer by the interrupt.

^{*5: 32-}bit Free-run timer ch.3, ch.4 and ch.5 do not support a DMA transfer by the interrupt.

^{*6:} There is no resource corresponding to the interrupt level.

^{*7:} It does not support a DMA transfer by the external low-voltage detection interrupt.



	Interr	upt number	Interrupt		Default	
Interrupt factor	Decimal	Hexadecimal	level	Offset	address for TBR	RN
32-bit ICU5 (fetching/measurement)						
A/D converter 32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/ 47	57	39	ICR41	318 _H	000FFF18 _H	41
32-bit OCU 6/7/10/11 (match)	58	3A	ICR42	314 _H	000FFF14 _H	42
32-bit OCU 8/9 (match)	59	3B	ICR43	310 _H	000FFF10 _н	43
Base timer 0 IRQ0 Base timer 0 IRQ1	60	3C	ICR44	30C _H	000FFF0С _н	44
Base timer 1 IRQ0 Base timer 1 IRQ1	61	3D	ICR45	308 _H	000FFF08 _H	45
- DMAC 0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304 _H	000FFF04 _H	-
Delay interrupt	63	3F	ICR47	300н	000FFF00 _н	-
System reserved (Used for REALOS)	64	40	-	2FC _H	000FFEFC _H	-
System reserved (Used for REALOS)	65	41	-	2F8 _H	000FFEF8 _H	-
Used with the INT instruction	66 255	42 FF	-	2F4 _H 000 _H	000FFEF4 _H 000FFC00 _H	-

Note: It does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

^{*1:} It does not support a DMA transfer by the status of the multi-function serial interface and I²C reception.

^{*2:} Reload timer ch.4 to ch.7 do not support a DMA transfer by the interrupt.

^{*3:} PPG ch.24 to ch.47 do not support a DMA transfer by the interrupt.

^{*4:} The clock calibration unit does not support a DMA transfer by the interrupt.

^{*5: 32-}bit Free-run timer ch.3, ch.4 and ch.5 do not support a DMA transfer by the interrupt.

^{*6:} There is no resource corresponding to the interrupt level.

^{*7:} It does not support a DMA transfer by the external low-voltage detection interrupt.



Damanastan	Complete	Dia	Din name Conditions		lue	11	Damada
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
SCS↑→SCK↓ setup time	t _{CSSE}	SCK1 to SCK11 SCS1 to SCS3, SCS40 to SCS43,		3t _{CPP} +3	-	ns	
SCK↑→SCS↓ hold time	t _{CSHE}	SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		+0	-	ns	
SCS deselect time	tcsde	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t _{CPP} +3 0	-	ns	External shift clock mode output pin:
SCS↑→SOT delay time	t _{DSE}	SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11 SOT1 , SOT2, SOT5 to SOT11		-	40	ns	C _L =50pF
		SCS3 , SCS40 to SCS43 SOT3 , SOT4		-	300	ns	
SCS↓→SOT delay time	t _{DEE}	SCS1 to ~SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11 SOT1 to SOT11	-	+0	-	ns	External shift clock mode output pin: C _L =50pF
SCK↓→SCS↑ clock switch time	tscc	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t _{CPP} -10	3t _{CPP} +5 0	ns	Internal shift clock mode Round operation output pin:
		SCK3, SCK4 SCS3, SCS40 to SCS43		3t _{CPP} -30	3t _{CPP} +5 0	ns	- _Ο Ε-σορί

^{*1:} t_{CSSU} =SCSTR:CSSU7-0×Serial chip select timing operating clock

Please see the hardware manual for details of above-mentioned *1,*2, and *3.

^{*2:} t_{CSHD} =SCSTR:CSHD7-0×Serial chip select timing operating clock

^{*3:} t_{CSDS}=SCSTR:CSDS15-0×Serial chip select timing operating clock Regardless of the deselect time setting, once after the serial chip select pin becomes inactive, it will take at least five peripheral bus clock cycles to be active again



Flash memory

(1) Electrical Characteristics

Doromotor	V	alue		Unit	Domonico		
Parameter	Min	Тур	Max	Unit	Remarks		
	-	200	800	ms	8 Kbytes sector* ¹ , excluding internal preprogramming time		
0	_	300	1100	ms	8 Kbytes sector* ¹ , including internal preprogramming time		
Sector erase time	_	400	2000	ms	64 Kbytes sector* ¹ , excluding internal preprogramming time		
	_	700	00 3700 ms		3700 ms 64 Kby		64 Kbytes sector* ¹ , including internal preprogramming time
8-bit writing time	-	9	288	μs	Exclusive of overhead time at system level*1		
16-bit writing time	-	12	384	μs	Exclusive of overhead time at system level*1		
ECC writing time	_	9	288	μs	Exclusive of overhead time at system level*1		
Erase cycle*²/ Data retain time	1,000 cycles/ 20 years, 10,000 cycles/ 10 years, 100,000 cycles/ 5 years	-	_	_	Average T _A =+85°C* ³		

^{*1:} The guaranteed value for erasure up to 100,000 cycles.

(2) Notes

While the Flash memory is written or erased, shutdown of the external power (Vcc) is prohibited.

In the application system where Vcc might be shut down while writing or erasing, be sure to turn the power off by using an external voltage detection function.

To put it concretely, after the external power supply voltage falls below the detection voltage (V_{DL}^*), hold Vcc at 2.7V or more within the duration calculated by the following expression:

$$Td^*[\mu s] + (period of PCLK [\mu s] \times 257) + 50 [\mu s]$$

Document Number: 002-04662 Rev. *D

^{*2:} Number of erase cycles for each sector.

^{*3:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).

^{*:} See "4.AC Characteristics (8) Low-voltage detection (External low-voltage detection) "




Part number	Sub clock	CSV Initial value	LVD Initial value	Package*
MB91F526KWEPMC1	Yes	ON	ON	
MB91F526KJEPMC1		OFF	ON	
MB91F525KWEPMC1		ON	ON	
MB91F525KJEPMC1		OFF	ON	
MB91F524KWEPMC1		ON	ON	
MB91F524KJEPMC1		OFF	ON	
MB91F523KWEPMC1		ON	ON	
MB91F523KJEPMC1		OFF	ON	
MB91F522KWEPMC1		ON	ON	
MB91F522KJEPMC1		OFF	ON	LQN • 144 pin,
MB91F526KSEPMC1	None	ON	ON	(LeaE pitch 0.4mm) Plastic
MB91F526KHEPMC1		OFF	ON	
MB91F525KSEPMC1		ON	ON	
MB91F525KHEPMC1		OFF	ON	
MB91F524KSEPMC1		ON	ON	
MB91F524KHEPMC1		OFF	ON	
MB91F523KSEPMC1		ON	ON	
MB91F523KHEPMC1		OFF	ON	
MB91F522KSEPMC1		ON	ON	
MB91F522KHEPMC1		OFF	ON	
MB91F526JWEPMC	Yes	ON	ON	
MB91F526JJEPMC		OFF	ON	
MB91F525JWEPMC		ON	ON	
MB91F525JJEPMC		OFF	ON	
MB91F524JWEPMC		ON	ON	
MB91F524JJEPMC		OFF	ON	
MB91F523JWEPMC		ON	ON	
MB91F523JJEPMC		OFF	ON	
MB91F522JWEPMC		ON	ON	
MB91F522JJEPMC		OFF	ON	LQM · 120 pin,
MB91F526JSEPMC	None	ON	ON	Plastic
MB91F526JHEPMC		OFF	ON	
MB91F525JSEPMC		ON	ON	
MB91F525JHEPMC		OFF	ON	
MB91F524JSEPMC		ON	ON	
MB91F524JHEPMC		OFF	ON	
MB91F523JSEPMC		ON	ON	
MB91F523JHEPMC		OFF	ON	
MB91F522JSEPMC		ON	ON	
MB91F522JHEPMC		OFF	ON	



17. Package Dimensions

LQD064, 64 Lead Plastic Low Profile Quad Flat Package



PACKAGE	LQD64					
SYMBOL	MIN. NOM. MAX					
Α	_	_	1.70			
A1	0.00	_	0.20			
b	0.15	0.20	0.25			
С	0.09	_	0.20			
D	1	2.00 BSC	,			
D1	1	0.00 BSC	;.			
е		0.50 BSC				
E	1	2.00 BSC	; ·			
E1	1	0.00 BSC	;			
L	0.45	0.60	0.75			
L1	0.30	0.50	0.70			
aaa	_	_	0.20			
bbb			0.10			
ccc	<u> </u>					
ddd	<u> </u>					
N		64				


NOTES

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)

 ADATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING
 LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- ADDIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- ⚠REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 10 A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.



LQS144, 144 Lead Plastic Low Profile Quad Flat Package



PACKAGE	LQS144						
SYMBOL	MIN.	MAX.					
A		1.70					
A1	0.06	0.26					
b	0.17	0.22	0.27				
C	0.09		0.20				
D	22.00 BSC.						
D1	20.00 BSC.						
æ	0.50 BSC						
E	22.00 BSC.						
E1	20.00 BSC.						
L	0.45	0.60	0.75				
L1	0.30	0.50	0.70				
aaa	_		0.20				
bbb		0.10					
ccc		0.08					
ddd	<u> </u>						
N	144						

NOTES

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm) ⚠DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ATO BE DETERMINED AT SEATING PLANE C.
- SDIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 - ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- **6** DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS DI AND EI ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP
- 10 A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.



■ Workaround

It is necessary to satisfy the below both conditions of (1) and (2).

- (1) Interrupt levels that are used as sources for recovering from the watch mode (power off) are '31', before CPU state changes to the watch mode (power off)
- (2) Don't use NMIX pin as source for recovering from the watch mode (power off)

■ Fix Status

Will not be planned

Document Number: 002-04662 Rev. *D



Page	Section	Change Results					
141	■ELECTRICAL CHARACTERISTICS 3.DC characteristics	Corrected the following description. Pull-up resistance R _{UP2} Port pin other than P035,041,093,122 → P073,074,076,077					
141	■ELECTRICAL CHARACTERISTICS 3.DC characteristics	Corrected the value of " Pull-up resistance R _{UP2} ". VCC=5.0V±10% Min 25 Max 100 →Min 25 Max 60 VCC=3.3V±0.3V Min 49 Max 140 →Min 33 Max 90					
141	■ELECTRICAL CHARACTERISTICS 3.DC characteristics	Added the value of "Pull-up resistance R _{UP3} ". Pin name: Port pin other than P035,041,073,074,076,077,093,122 VCC=5.0V±10% Min 25 Max 100 VCC=3.3V±0.3V Min 45 Max 140					
150,152, 154,156	■ELECTRICAL CHARACTERISTICS 4. AC characteristics (4) Multi-function Serial (4-1) CSIO timing (4-1-1),(4-1-2),(4-1-3),(4-1-4)	(4-1-1),(4-1-4)SCK↓⇒SOT delay time t _{SLOVI} (4-1-2),(4-1-3)SCK↑⇒SOT delay time t _{SHOVI} Corrected the following description. Pin name: SCK0 to SCK11 SOT0 to SOT11 Value: Min -30 Max 30 ↓ Pin name: SCK0 to SCK2,SCK5 to SCK11 SOT0 to SOT2,SOT5 to SOT11 Value: Min -30 Max 30 Pin name: SCK3,SCK4 SOT3,SOT4 Value: Min -300 Max 300					
150,152, 154,156	■ELECTRICAL CHARACTERISTICS 4. AC characteristics (4) Multi-function Serial (4-1) CSIO timing (4-1-1),(4-1-2),(4-1-3),(4-1-4)	(4-1-1),(4-1-4)Valid SIN⇒SCK↑ setup time t _{IVSHI} (4-1-2),(4-1-3)Valid SIN⇒SCK↓ setup time t _{IVSLI} Corrected the following description. Pin name: SCK0 to SCK11 SIN0 to SIN11 Value: Min 34 Max - ↓ Pin name: SCK0 to SCK2,SCK5 to SCK11 SIN0 to SIN2,SIN5 to SIN11 Value: Min 34 Max - Pin name: SCK3,SCK4,SIN3,SIN4 Value: Min 300 Max -					
150,152, 154,156	■ELECTRICAL CHARACTERISTICS 4. AC characteristics (4) Multi-function Serial (4-1) CSIO timing (4-1-1),(4-1-2),(4-1-3),(4-1-4)	(4-1-1),(4-1-4)SCK↓⇒SOT delay time t _{SLOVE} (4-1-2),(4-1-3)SCK↑⇒SOT delay time t _{SHOVE} Corrected the following description. Pin name: SCK0 to SCK11 SOT0 to SOT11 Value: Min - Max 33 ↓ Pin name: SCK0 to SCK2,SCK5 to SCK11 SOT0 to SOT2,SOT5 to SOT11 Value: Min - Max 33 Pin name: SCK3,SCK4 SOT3,SOT4 Value: Min - Max 300					



Page	Section	Change Results							
		A List of "Pin Description" modified.							
		(Error) Pin no.					Pin		
		64	80	100	120	144	176	Name	
								P093 TX0_1 SIN11_0	
		34	42	52	62	77	96	AN7 ICU4_2 PPG16_1 ICU3_0	
29	■PIN Description	(Correc	<u> </u> ct)					TOT2_1	
		Pin no.					Pin		
		64	80	100	120	144	176	Name	
		34*1	42 ^{*1}	52	62	77	96	P093 TX0_1 SIN11_0 AN7 ICU4_2 PPG16_1 ICU3_0 TOT2_1 *2,*3	



Page	Section	Change Results							
		A List of "Pin Description" modified.							
		(Error)							
		Pin no.						Pin	
		64 80 100 120 144 176						Name P100	
		-	48	59	69	85	104	SCK7_0/ SCL7 AN12 PPG8_0	
	40	49	61	71	87	106	P102 SIN7_0 AN14 PPG10_0 INT10_0		
		41	50	62	72	88	107	P103 SCS73_0 AN15 PPG11 0	
		42	51	63	73	89	108	P104 SCS72_0 AN16 PPG12_0	
	DIN December 1	43	52	64	74	90	109	P105 SCS71_0 AN17 PPG13_0	
30	■PIN Description	(Correct)							
		64	80	Pin 100	no.	144	176	Pin Name	
		-	48 *1	59	69	85	104	P100 SCK7_0/ SCL7 ⁻³ AN12 PPG8_0	
		40 *1	49 ^{*1}	61	71	87	106	P102 SIN7_0 *2, *3 AN14 PPG10_0 INT10_0	
		41*1	50 *1	62	72	88	107	P103 SCS73_0 ^{-2, -3} AN15 PPG11_0	
		42*1	51 *1	63	73	89	108	P104 SCS72_0 2, 3 AN16 PPG12_0	
		43 *1	52 ^{*1}	64	74	90	109	P105 SCS71_0 ^{*2,*3} AN17 PPG13_0	
]					- <u></u>		