



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details


Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	120
Program Memory Size	576KB (576K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	72K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 48x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb91f524khbpmc-gtk5e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb91f524khbpmc-gtk5e1</a>



MB91F52xK

MB91F522K, MB91F523K, MB91F524K, MB91F525K, MB91F526K

(TOP VIEW)



\* In a single clock product, pin 121 and pin 122 are the general-purpose ports.

### 3. Pin Description

Pin no.						Pin Name	Polarity	I/O circuit types <sup>*8</sup>	Function <sup>*9</sup>
64	80	100	120	144	176				
-	-	-	-	2	2	P015	-	A	General-purpose I/O port
						D29	-		External bus data bit29 I/O (0)
						TRG0_0	-		PPG trigger 0 input (0)
-	-	-	-	3	3	P016	-	A	General-purpose I/O port
						D30	-		External bus data bit30 I/O (0)
						TRG1_0	-		PPG trigger 1 input (0)
-	-	-	-	-	4	P170	-	A	General-purpose I/O port
						PPG36_1	-		PPG ch.36 output (1)
-	-	-	-	4	5	P017	-	A	General-purpose I/O port
						D31	-		External bus data bit31 I/O (0)
						TRG2_0	-		PPG trigger 2 input (0)
-	-	-	-	-	6	P171	-	A	General-purpose I/O port
						PPG37_1	-		PPG ch.37 output (1)
2 <sup>*1</sup>	2 <sup>*1</sup>	2 <sup>*1</sup>	2 <sup>*1</sup>	5	7	P020	-	F	General-purpose I/O port
						ASX <sup>*2, *3, *4, *5</sup>	-		External bus/Address strobe output
						SIN3_1	-		Multi-function serial ch.3 serial data input (1)
						TRG3_0	-		PPG trigger 3 input (0)
						TIN0_2	-		Reload timer ch.0 event input (2)
						RTO5_1	-		Waveform generator ch.5 output pin (1)
-	-	-	3 <sup>*1</sup>	6	8	P021	-	A	General-purpose I/O port
						CS0X <sup>*5</sup>	-		External bus chip select 0 output
						SOT3_1	-		Multi-function serial ch.3 serial data output (1)
						TRG6_1	-		PPG trigger 6 input (1)
						TRG4_0	-		PPG trigger 4 input (0)
-	-	-	4 <sup>*1</sup>	7	9	P022	-	F	General-purpose I/O port
						CS1X <sup>*5</sup>	-		External bus chip select 1 output
						SCK3_1	-		Multi-function serial ch.3 clock I/O (1)
						TRG7_1	-		PPG trigger 7 input (1)
						TRG5_0	-		PPG trigger 5 input (0)
-	-	-	5 <sup>*1</sup>	8	10	P023	-	A	General-purpose I/O port
						RDX <sup>*5</sup>	-		External bus/Read strobe output
						SCS3_1	-		Serial chip select 3 output (1)
						PPG32_0	-		PPG ch.32 output (0)
						TIN0_0	-		Reload timer ch.0 event input (0)

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
000000 <sub>H</sub>	PDR00 [R/W] B,H,W XXXXXXXXXX	PDR01 [R/W] B,H,W XXXXXXXXXX	PDR02 [R/W] B,H,W XXXXXXXXXX	PDR03 [R/W] B,H,W XXXXXXXXXX	Port Data Register
000004 <sub>H</sub>	PDR04 [R/W] B,H,W XXXXXXXXXX	PDR05 [R/W] B,H,W XXXXXXXXXX	PDR06 [R/W] B,H,W XXXXXXXXXX	PDR07 [R/W] B,H,W XXXXXXXXXX	
000008 <sub>H</sub>	PDR08 [R/W] B,H,W XXXXXXXXXX	PDR09 [R/W] B,H,W XXXXXXXXXX	PDR10 [R/W] B,H,W XXXXXXXXXX	PDR11 [R/W] B,H,W XXXXXXXXXX	
00000C <sub>H</sub>	PDR12 [R/W] B,H,W XXXXXXXXXX	PDR13 [R/W] B,H,W -XXXXXXXX	PDR14 [R/W] B,H,W ---XXX--	PDR15 [R/W] B,H,W --XXXXXX	
000010 <sub>H</sub>	—	—	—	—	
000014 <sub>H</sub>	—	—	—	—	
000018 <sub>H</sub>	PDR16 [R/W] B,H,W XXXXXXXXXX	PDR17 [R/W] B,H,W XXXXXXXXXX	PDR18 [R/W] B,H,W XXXXXXXXXX	PDR19 [R/W] B,H,W XXXXXXXXXX	
00001C <sub>H</sub> to 000034 <sub>H</sub>	—	—	—	—	Reserved
000038 <sub>H</sub>	WDTECR0 [R/W] B,H,W ---00000	—	—	—	Watchdog Timer [S]
00003C <sub>H</sub>	WDTCR0 [R/W] B,H,W -0--0000	WDTCPRO [W] B,H,W 00000000	WDTCR1 [R] B,H,W ----0110	WDTCPRI [W] B,H,W 00000000	
000040 <sub>H</sub>	—	—	—	—	Reserved
000044 <sub>H</sub>	DICR [R/W] B,H,W -----0	—	—	—	Delayed Interrupt
000048 <sub>H</sub> to 00005C <sub>H</sub>	—	—	—	—	Reserved
000060 <sub>H</sub>	TMRLRA0 [R/W] H XXXXXXXX XXXXXXXX		TMR0 [R] H XXXXXXXX XXXXXXXX		Reload Timer 0
000064 <sub>H</sub>	TMRLRB0 [R/W] H XXXXXXXX XXXXXXXX		TMCSR0 [R/W] B,H,W 00000000 0-000000		
000068 <sub>H</sub>	TMRLRA7 [R/W] H XXXXXXXX XXXXXXXX		TMR7 [R] H XXXXXXXX XXXXXXXX		Reload Timer 7
00006C <sub>H</sub>	TMRLRB7 [R/W] H XXXXXXXX XXXXXXXX		TMCSR7 [R/W] B,H,W 00000000 0-000000		
000070 <sub>H</sub>	—	FRS8 [R/W] B,H,W --00--00 --00--00 --00--00			Free-run timer selection register 8

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
000CF0 <sub>H</sub>	DCCR15 [R/W] W 0----000 --00--00 00000000 0-000000				DMA Controller [S]	
000CF4 <sub>H</sub>	DCSR15 [R/W] H 0-----000		DTCR15 [R/W] H 00000000 00000000			
000CF8 <sub>H</sub>	DSAR15 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000CFC <sub>H</sub>	DDAR15 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000D00 <sub>H</sub> to 000DF0 <sub>H</sub>	—	—	—	—	Reserved [S]	
000DF4 <sub>H</sub>	—	—	DNMIR [R/W] B 0-----0	DILVR [R/W] B ---11111	DMA Controller [S]	
000DF8 <sub>H</sub>	DMACR[R/W] W 0-----0-----0-----					
000DFC <sub>H</sub>	—	—	—	—	Reserved [S]	
000E00 <sub>H</sub>	DDR00 [R/W] B,H,W 00000000	DDR01 [R/W] B,H,W 00000000	DDR02 [R/W] B,H,W 00000000	DDR03 [R/W] B,H,W 00000000	Data Direction Register	
000E04 <sub>H</sub>	DDR04 [R/W] B,H,W 00000000	DDR05 [R/W] B,H,W 00000000	DDR06 [R/W] B,H,W 00000000	DDR07 [R/W] B,H,W 00000000		
000E08 <sub>H</sub>	DDR08 [R/W] B,H,W 00000000	DDR09 [R/W] B,H,W 00000000	DDR10 [R/W] B,H,W 00000000	DDR11 [R/W] B,H,W 00000000	Data Direction Register	
000E0C <sub>H</sub>	DDR12 [R/W] B,H,W 00000000	DDR13 [R/W] B,H,W -00000000	DDR14 [R/W] B,H,W ---000--	DDR15 [R/W] B,H,W --000000		
000E10 <sub>H</sub>	—	—	—	—		
000E14 <sub>H</sub>	—	—	—	—		
000E18 <sub>H</sub>	DDR16 [R/W] B,H,W 00000000	DDR17 [R/W] B,H,W 00000000	DDR18 [R/W] B,H,W 00000000	DDR19 [R/W] B,H,W 00000000		
000E1C <sub>H</sub>	—	—	—	—	Reserved	
000E20 <sub>H</sub>	PFR00 [R/W] B,H,W 00000000	PFR01 [R/W] B,H,W 00000000	PFR02 [R/W] B,H,W 00000000	PFR03 [R/W] B,H,W 00000000	Port Function Register	
000E24 <sub>H</sub>	PFR04 [R/W] B,H,W 00000000	PFR05 [R/W] B,H,W 00000000	PFR06 [R/W] B,H,W 00000000	PFR07 [R/W] B,H,W 00000000		
000E28 <sub>H</sub>	PFR08 [R/W] B,H,W 00000000	PFR09 [R/W] B,H,W 00000000	PFR10 [R/W] B,H,W 00000000	PFR11 [R/W] B,H,W 00000000		
000E2C <sub>H</sub>	PFR12 [R/W] B,H,W 00000000	PFR13 [R/W] B,H,W -00000000	PFR14 [R/W] B,H,W ---000--	PFR15 [R/W] B,H,W --000000		
000E30 <sub>H</sub>	—	—	—	—		
000E34 <sub>H</sub>	—	—	—	—		
000E38 <sub>H</sub>	PFR16 [R/W] B,H,W 00000000	PFR17 [R/W] B,H,W 00000000	PFR18 [R/W] B,H,W 00000000	PFR19 [R/W] B,H,W 00000000		

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
000E3CH	—	—	—	—	Reserved
000E40H	PDDR00 [R] B,H,W XXXXXXXXXX	PDDR01 [R] B,H,W XXXXXXXXXX	PDDR02 [R] B,H,W XXXXXXXXXX	PDDR03 [R] B,H,W XXXXXXXXXX	Port Direct Read Register
000E44H	PDDR04 [R] B,H,W XXXXXXXXXX	PDDR05 [R] B,H,W XXXXXXXXXX	PDDR06 [R] B,H,W XXXXXXXXXX	PDDR07 [R] B,H,W XXXXXXXXXX	
000E48H	PDDR08 [R] B,H,W XXXXXXXXXX	PDDR09 [R] B,H,W XXXXXXXXXX	PDDR10 [R] B,H,W XXXXXXXXXX	PDDR11 [R] B,H,W XXXXXXXXXX	
000E4CH	PDDR12 [R] B,H,W XXXXXXXXXX	PDDR13 [R] B,H,W -XXXXXXXX	PDDR14 [R] B,H,W ---XXX--	PDDR15 [R] B,H,W --XXXXXX	
000E50H	—	—	—	—	
000E54H	—	—	—	—	
000E58H	PDDR16 [R] B,H,W XXXXXXXXXX	PDDR17 [R] B,H,W XXXXXXXXXX	PDDR18 [R] B,H,W XXXXXXXXXX	PDDR19 [R] B,H,W XXXXXXXXXX	
000E5CH	—	—	—	—	Reserved
000E60H	EPFR00 [R/W] B,H,W 00000000	EPFR01 [R/W] B,H,W -0-0-000	EPFR02 [R/W] B,H,W ---0000	EPFR03 [R/W] B,H,W ---000-0	Extended Port Function Register
000E64H	EPFR04 [R/W] B,H,W ----00-0	EPFR05 [R/W] B,H,W ----0000	EPFR06 [R/W] B,H,W ----000-	EPFR07 [R/W] B,H,W ----00000	
000E68H	EPFR08 [R/W] B,H,W ---00000	EPFR09 [R/W] B,H,W -----00-	EPFR10 [R/W] B,H,W ---0000	EPFR11 [R/W] B,H,W ---0000	
000E6CH	EPFR12 [R/W] B,H,W ----0000	EPFR13 [R/W] B,H,W -----00	EPFR14 [R/W] B,H,W -----00	EPFR15 [R/W] B,H,W -----000	
000E70H	—	—	—	—	
000E74H	—	—	—	—	
000E78H	—	—	EPFR26 [R/W] B,H,W 00000000	EPFR27 [R/W] B,H,W ---0---	
000E7CH	EPFR28 [R/W] B,H,W --000-0-	EPFR29 [R/W] B,H,W 00000000	—	—	
000E80H	—	EPFR33 [R/W] B,H,W ----00-	EPFR34 [R/W] B,H,W ----00-	EPFR35 [R/W] B,H,W ---00000	
000E84H	EPFR36 [R/W] B,H,W ----000-	—	—	—	
000E88H	—	—	EPFR42 [R/W] B,H,W -----00	EPFR43 [R/W] B,H,W 0--0000-	
000E8CH	EPFR44 [R/W] B,H,W -00---0-	EPFR45 [R/W] B,H,W -0000000	—	—	
000E90H	—	—	—	—	


Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001500 <sub>H</sub>	ADTCD36[R] B,H,W 10--0000 00000000		ADTCD37[R] B,H,W 10--0000 00000000		12-bit A/D converter 2/2 unit
001504 <sub>H</sub>	ADTCD38[R] B,H,W 10--0000 00000000		ADTCD39[R] B,H,W 10--0000 00000000		
001508 <sub>H</sub>	ADTCD40[R] B,H,W 10--0000 00000000		ADTCD41[R] B,H,W 10--0000 00000000		
00150C <sub>H</sub>	ADTCD42[R] B,H,W 10--0000 00000000		ADTCD43[R] B,H,W 10--0000 00000000		
001510 <sub>H</sub>	ADTCD44[R] B,H,W 10--0000 00000000		ADTCD45[R] B,H,W 10--0000 00000000		
001514 <sub>H</sub>	ADTCD46[R] B,H,W 10--0000 00000000		ADTCD47[R] B,H,W 10--0000 00000000		
001518 <sub>H</sub> to 001534 <sub>H</sub>	—	—	—	—	Reserved
001538 <sub>H</sub>	ADTECS32[R/W] B,H,W -----0 ---0000		ADTECS33[R/W] B,H,W -----0 ---0000		12-bit A/D converter 2/2 unit
00153C <sub>H</sub>	ADTECS34[R/W] B,H,W -----0 ---0000		ADTECS35[R/W] B,H,W -----0 ---0000		
001540 <sub>H</sub>	ADTECS36[R/W] B,H,W -----0 ---0000		ADTECS37[R/W] B,H,W -----0 ---0000		
001544 <sub>H</sub>	ADTECS38[R/W] B,H,W -----0 ---0000		ADTECS39[R/W] B,H,W -----0 ---0000		
001548 <sub>H</sub>	ADTECS40[R/W] B,H,W -----0 ---0000		ADTECS41[R/W] B,H,W -----0 ---0000		
00154C <sub>H</sub>	ADTECS42[R/W] B,H,W -----0 ---0000		ADTECS43[R/W] B,H,W -----0 ---0000		
001550 <sub>H</sub>	ADTECS44[R/W] B,H,W -----0 ---0000		ADTECS45[R/W] B,H,W -----0 ---0000		12-bit A/D converter 2/2 unit
001554 <sub>H</sub>	ADTECS46[R/W] B,H,W -----0 ---0000		ADTECS47[R/W] B,H,W -----0 ---0000		
001558 <sub>H</sub> to 001574 <sub>H</sub>	—	—	—	—	Reserved
001578 <sub>H</sub>	ADRCUT4[R/W] B,H,W ----0000 00000000		ADRCLT4[R/W] B,H,W ----0000 00000000		
00157C <sub>H</sub>	ADRCUT5[R/W] B,H,W ----0000 00000000		ADRCLT5[R/W] B,H,W ----0000 00000000		12-bit A/D converter 2/2 unit
001580 <sub>H</sub>	ADRCUT6[R/W] B,H,W ----0000 00000000		ADRCLT6[R/W] B,H,W ----0000 00000000		
001584 <sub>H</sub>	ADRCUT7[R/W] B,H,W ----0000 00000000		ADRCLT7[R/W] B,H,W ----0000 00000000		

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
0018B0 <sub>H</sub>	FCR18[R/W] B,H,W ---00100	FCR08[R/W] B,H,W -0000000	FBYTE8[R/W] B,H,W 00000000 00000000		Multi-UART8
0018B4 <sub>H</sub>	FTICR8[R/W] B,H,W 00000000 00000000		—	—	
0018B8 <sub>H</sub>	SCR9/(IBCR9) [R/W] B,H,W 0--00000	SMR9[R/W] B,H,W 000-00-0	SSR9[R/W] B,H,W 0-000011	ESCR9/(IBSR9)[R/W] ] B,H,W 00000000	Multi-UART9
0018BC <sub>H</sub>	— /(RDR19/(TDR19))[R/W] B,H,W ----- * <sub>3</sub>		RDR09/(TDR09)[R/W] B,H,W -----0 00000000 * <sub>1</sub>		
0018C0 <sub>H</sub>	SACSR9[R/W] B,H,W 0---000 00000000		STMR9[R] B,H,W 00000000 00000000		*1: Byte access is possible only for access to lower 8 bits.
0018C4 <sub>H</sub>	STMCR9[R/W] B,H,W 00000000 00000000		— /(SCSCR9/SFUR9)[R/W] B,H,W ----- * <sub>3</sub> * <sub>4</sub>		
0018C8 <sub>H</sub>	— /(SCSTR39)/ (LAMSR9) [R/W] B,H,W ----- * <sub>3</sub>	— /(SCSTR29)/ (LAMCR9) [R/W] B,H,W ----- * <sub>3</sub>	— /(SCSTR19)/ (SFLR19) [R/W] B,H,W ----- * <sub>3</sub>	— /(SCSTR09)/ (SFLR09) [R/W] B,H,W ----- * <sub>3</sub>	*2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.
0018CC <sub>H</sub>	—	— /(SCSFR29) [R/W] B,H,W ----- * <sub>3</sub>	— /(SCSFR19) [R/W] B,H,W ----- * <sub>3</sub>	— /(SCSFR09) [R/W] B,H,W ----- * <sub>3</sub>	*3: Reserved because CSIO mode is not set immediately after reset.
0018D0 <sub>H</sub>	—/(TBYTE39)/ (LAMESR9) [R/W] B,H,W ----- * <sub>3</sub>	—/(TBYTE29)/ (LAMERT9) [R/W] B,H,W ----- * <sub>3</sub>	—/(TBYTE19)/ (LAMIERT9) [R/W] B,H,W ----- * <sub>3</sub>	TBYTE09/(LAMRID9) / (LAMTID9) [R/W] B,H,W 00000000	*4: Reserved because LIN2.1 mode is not set immediately after reset.
0018D4 <sub>H</sub>	BGR9[R/W] H, W 00000000 00000000		— /(ISMK9)[R/W] B,H,W ----- * <sub>2</sub>	— /(ISBA9)[R/W] B,H,W ----- * <sub>2</sub>	
0018D8 <sub>H</sub>	FCR19[R/W] B,H,W ---00100	FCR09[R/W] B,H,W -0000000	FBYTE9[R/W] B,H,W 00000000 00000000		Multi-UART10
0018DC <sub>H</sub>	FTICR9[R/W] B,H,W 00000000 00000000		—	—	
0018E0 <sub>H</sub>	SCR10/(IBCR10) [R/W] B,H,W 0--00000	SMR10[R/W] B,H,W 000-00-0	SSR10[R/W] B,H,W 0-000011	ESCR10/(IBSR10) [R/W] B,H,W 00000000	*1: Byte access is possible only for access to lower 8 bits.
0018E4 <sub>H</sub>	— /(RDR110/(TDR110))[R/W] B,H,W ----- * <sub>3</sub>		RDR010/(TDR010)[R/W] B,H,W -----0 00000000 * <sub>1</sub>		
0018E8 <sub>H</sub>	SACSR10[R/W] B,H,W 0---000 00000000		STMR10[R] B,H,W 00000000 00000000		*2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.
0018EC <sub>H</sub>	STMCR10[R/W] B,H,W 00000000 00000000		— /(SCSCR10/SFUR10)[R/W] B,H,W ----- * <sub>3</sub> * <sub>4</sub>		

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
001928 <sub>H</sub>	FCR111[R/W] B,H,W ---00100	FCR011[R/W] B,H,W -0000000	FBYTE11[R/W] B,H,W 00000000 00000000		Multi-UART11	
00192C <sub>H</sub>	FTICR11[R/W] B,H,W 00000000 00000000		—	—		
001930 <sub>H</sub> to 0019D8 <sub>H</sub>	—	—	—	—	Reserved	
0019DC <sub>H</sub>	—	GATEC0 [R/W] B,H,W -----00	—	GATEC2 [R/W] B,H,W -----00	PPG GATE control	
0019E0 <sub>H</sub>	—	GATEC4 [R/W] B,H,W -----00	—	—		
0019E4 <sub>H</sub>	—	—	—	—	Reserved	
0019E8 <sub>H</sub>	GTRS0 [R/W] B,H,W -0000000 -0000000		GTRS1 [R/W] B,H,W -0000000 -0000000		PPG controller	
0019EC <sub>H</sub>	GTRS2 [R/W] B,H,W -0000000 -0000000		GTRS3 [R/W] B,H,W -0000000 -0000000			
0019F0 <sub>H</sub>	GTRS4 [R/W] B,H,W -0000000 -0000000		GTRS5 [R/W] B,H,W -0000000 -0000000			
0019F4 <sub>H</sub>	GTRS6 [R/W] B,H,W -0000000 -0000000		GTRS7 [R/W] B,H,W -0000000 -0000000			
0019F8 <sub>H</sub>	GTRS8 [R/W] B,H,W -0000000 -0000000		GTRS9 [R/W] B,H,W -0000000 -0000000			
0019FC <sub>H</sub>	GTRS10 [R/W] B,H,W -0000000 -0000000		GTRS11 [R/W] B,H,W -0000000 -0000000		PPG controller	
001A00 <sub>H</sub>	GTRS12 [R/W] B,H,W -0000000 -0000000		GTRS13 [R/W] B,H,W -0000000 -0000000			
001A04 <sub>H</sub>	GTRS14 [R/W] B,H,W -0000000 -0000000		GTRS15 [R/W] B,H,W -0000000 -0000000			
001A08 <sub>H</sub>	GTRS16 [R/W] B,H,W -0000000 -0000000		GTRS17 [R/W] B,H,W -0000000 -0000000			
001A0C <sub>H</sub>	GTRS18 [R/W] B,H,W -0000000 -0000000		GTRS19 [R/W] B,H,W -0000000 -0000000			
001A10 <sub>H</sub>	GTRS20 [R/W] B,H,W -0000000 -0000000		GTRS21 [R/W] B,H,W -0000000 -0000000			
001A14 <sub>H</sub>	GTRS22 [R/W] B,H,W -0000000 -0000000		GTRS23 [R/W] B,H,W -0000000 -0000000		Reserved	
001A18 <sub>H</sub> to 001A2C <sub>H</sub>	—	—	—	—		

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
001D70 <sub>H</sub> to 001FFC <sub>H</sub>	—	—	—	—	Reserved	
002000 <sub>H</sub>	CTRLR0 [R/W] B,H,W ----- 000-0001		STATR0 [R/W] B,H,W ----- 00000000		CAN0 (128msb)	
002004 <sub>H</sub>	ERRCNT0 [R] B,H,W 00000000 00000000		BTR0 [R/W] B,H,W -0100011 00000001			
002008 <sub>H</sub>	INTRO [R] B,H,W 00000000 00000000		TESTR0 [R/W] B,H,W ----- X00000--			
00200C <sub>H</sub>	BRPER0 [R/W] B,H,W ----- ---0000		—	—		
002010 <sub>H</sub>	IF1CREQ0 [R/W] B,H,W 0----- 00000001		IF1CMSK0 [R/W] B,H,W ----- 00000000			
002014 <sub>H</sub>	IF1MSK20 [R/W] B,H,W 11-11111 11111111		IF1MSK10 [R/W] B,H,W 11111111 11111111			
002018 <sub>H</sub>	IF1ARB20 [R/W] B,H,W 00000000 00000000		IF1ARB10 [R/W] B,H,W 00000000 00000000			
00201C <sub>H</sub>	IF1MCTR0 [R/W] B,H,W 00000000 0---0000		—	—		
002020 <sub>H</sub>	IF1DTA10 [R/W] B,H,W 00000000 00000000		IF1DTA20 [R/W] B,H,W 00000000 00000000			
002024 <sub>H</sub>	IF1DTB10 [R/W] B,H,W 00000000 00000000		IF1DTB20 [R/W] B,H,W 00000000 00000000			
002028 <sub>H</sub>	—	—	—	—		
00202C <sub>H</sub>	—	—	—	—		
002030 <sub>H</sub> , 002034 <sub>H</sub>	Reserved(IF1 data mirror)					
002038 <sub>H</sub>	—	—	—	—		
00203C <sub>H</sub>	—	—	—	—		
002040 <sub>H</sub>	IF2CREQ0 [R/W] B,H,W 0----- 00000001		IF2CMSK0 [R/W] B,H,W ----- 00000000			
002044 <sub>H</sub>	IF2MSK20 [R/W] B,H,W 11-11111 11111111		IF2MSK10 [R/W] B,H,W 11111111 11111111			
002048 <sub>H</sub>	IF2ARB20 [R/W] B,H,W 00000000 00000000		IF2ARB10 [R/W] B,H,W 00000000 00000000			
00204C <sub>H</sub>	IF2MCTR0 [R/W] B,H,W 00000000 0---0000		—	—		
002050 <sub>H</sub>	IF2DTA10 [R/W] B,H,W 00000000 00000000		IF2DTA20 [R/W] B,H,W 00000000 00000000			

- CAN PLL jitter
- Deviation time from the ideal clock is assured per cycle out of 20, 000 cycles.



(4-1-4) Bit setting: SMR : MD2=0, SMR:MD1=1, SMR : MD0=0, SMR:SCINV=1, SCR:SPI=1  
 (T<sub>A</sub>: -40°C to +125°C, V<sub>CC</sub>=AV<sub>CC</sub>=5.0V±10%/V<sub>CC</sub>=AV<sub>CC</sub>=3.3V±0.3V, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
				Min	Max			
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK11	-	4t <sub>CPP</sub>	-	ns	Internal shift clock mode output pin : C <sub>L</sub> =50pF	
SCK↓→ SOT delay time	t <sub>SLovi</sub>	SCK0 to SCK2, SCK5 to SCK11 SOT0 to SOT2, SOT5 to SOT11		-30	30	ns		
		SCK3 , SCK4 SOT3 , SOT4		-300	300	ns		
Valid SIN → SCK↑setup time	t <sub>IVSHI</sub>	SCK0 to SCK2, SCK5 to SCK11 SIN0 to SIN2, SIN5 to SIN11		34	-	ns		
		SCK3 , SCK4 SIN3 , SIN4		300	-	ns		
SCK↑→ Valid SIN hold time	t <sub>SHIXI</sub>	SCK0 to SCK11 SIN0 to SIN11		0	-	ns		
SOT→SCK↑ delay time	t <sub>SOVHI</sub>	SCK0 to SCK11 SOT0 to SOT11		2t <sub>CPP</sub> -30	-	ns		
Serial clock "H"pulse width	t <sub>SHSL</sub>	SCK0 to SCK11	-	t <sub>CPP</sub> +10	-	ns	External shift clock mode output pin: C <sub>L</sub> =50pF	
Serial clock "L" pulse width	t <sub>SLSH</sub>			2t <sub>CPP</sub> -10	-	ns		
SCK↓→ SOT delay time	t <sub>SLove</sub>	SCK0 to SCK2, SCK5 to SCK11 SOT0 to SOT2, SOT5 to SOT11		-	33	ns		
		SCK3 , SCK4 SOT3 , SOT4		-	300	ns		
Valid SIN → SCK↑setup time	t <sub>IVSHE</sub>	SCK0 to SCK11 SIN0 to SIN11		10	-	ns		
SCK↑→ Valid SIN hold time	t <sub>SHIXE</sub>			20	-	ns		
SCK fall time	t <sub>F</sub>	SCK0 to SCK11		-	5	ns		
SCK rise time	t <sub>R</sub>	SCK0 to SCK11		-	5	ns		

**Notes:**

AC characteristic in CLK synchronized mode.

C<sub>L</sub> is the load capacitance applied to pins during testing.

The maximum baud rate is limited by internal operation clock used and other parameters. Please use ch.3 and ch.4 with maximum baud rate 400kbps or less.

See Hardware Manual for details.

## (9) Low voltage detection (Internal low-voltage detection)

(T<sub>A</sub>: -40°C to +125°C, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply voltage range	V <sub>RDP5</sub>	-	-	0.6	-	1.4	V	
Detection voltage <sup>*2</sup>	V <sub>RDL</sub>		<sup>*1</sup>	0.8	0.9	1.0	V	When power-supply voltage falls
Hysteresis width	V <sub>RHYS</sub>		-	-	0.1	-	V	When power-supply voltage rises
Low voltage detection time	-	-	-	-	-	30	μs	

\*1: If the fluctuation of the power supply is faster than the low voltage detection time, there is a possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

\*2: The detection voltage of the internal low voltage detection is 0.9V±0.1V.

This LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed MCU operation voltage, as this detection level is below the minimum guaranteed MCU operation voltage.

Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.


## (10) External bus I/F (synchronous mode) timing

(T<sub>A</sub>: -40°C to +105°C, V<sub>CC</sub>=AV<sub>CC</sub>=5.0V±10%/V<sub>CC</sub>= AV<sub>CC</sub>=3.3V±0.3V, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)


(external load capacitance 50pF)

Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
Cycle time	t <sub>CYC</sub>	SYSCLK	25	-	ns	V <sub>CC</sub> =5.0V±10% <sup>*1</sup>
			31.25			V <sub>CC</sub> =3.3V±0.3V
ASX delay time	t <sub>CHASL</sub> , t <sub>CHASH</sub>	SYSCLK ASX	0.5	18	ns	
CS0X to CS3X delay time	t <sub>CHCSL</sub> , t <sub>CHCSH</sub>	SYSCLK CS0X to CS3X	0.5	18	ns	
A00 to A21 delay time	t <sub>CHAV</sub> , t <sub>CHAX</sub>	SYSCLK A00 to A21	0.5	18	ns	
RDX delay time	t <sub>CHRL</sub> , t <sub>CHRH</sub>	SYSCLK RDX	0.5	18	ns	
RDX minimum pulse	t <sub>RLRH</sub>	RDX	t <sub>CYC</sub> × 2 - 20	-	ns	RWT=1, set RWT to 1 or more. <sup>*2</sup>
Data setup → RDX↑time	t <sub>DSRH</sub>	RDX D16 to D31	18+t <sub>CYC</sub>	-	ns	Same as above
RDX↑→ data hold	t <sub>RHDH</sub>		0	-	ns	

External bus I/F (synchronous mode, write operation, and multiplex mode) timing




External bus I/F (synchronous mode, write operation, and split mode) timing



Part number	Sub clock	CSV Initial value	LVD Initial value	Package <sup>*2</sup>
MB91F526JWPMC	Yes	ON	ON	LQM • 120 pin, Plastic
MB91F526JYBPMC			OFF	
MB91F526JJBPMC		OFF	ON	
MB91F526JLBPMC			OFF	
MB91F525JWPMC		ON	ON	
MB91F525JYBPMC			OFF	
MB91F525JJBPMC		OFF	ON	
MB91F525JLBPMC			OFF	
MB91F524JWPMC		ON	ON	
MB91F524JYBPMC			OFF	
MB91F524JJBPMC		OFF	ON	
MB91F524JLBPMC			OFF	
MB91F523JWPMC		ON	ON	
MB91F523JYBPMC			OFF	
MB91F523JJBPMC		OFF	ON	
MB91F523JLBPMC			OFF	
MB91F522JWPMC		ON	ON	
MB91F522JYBPMC			OFF	
MB91F522JJBPMC		OFF	ON	
MB91F522JLBPMC			OFF	
MB91F526JSBPMC	None	ON	ON	
MB91F526JUBPMC			OFF	
MB91F526JHBJPMC		OFF	ON	
MB91F526JKBPMC			OFF	
MB91F525JSBPMC		ON	ON	
MB91F525JUBPMC			OFF	
MB91F525JHBJPMC		OFF	ON	
MB91F525JKBPMC			OFF	
MB91F524JSBPMC		ON	ON	
MB91F524JUBPMC			OFF	
MB91F524JHBJPMC		OFF	ON	
MB91F524JKBPMC			OFF	
MB91F523JSBPMC		ON	ON	
MB91F523JUBPMC			OFF	
MB91F523JHBJPMC		OFF	ON	
MB91F523JKBPMC			OFF	
MB91F522JSBPMC		ON	ON	
MB91F522JUBPMC			OFF	
MB91F522JHBJPMC		OFF	ON	
MB91F522JKBPMC			OFF	

Part number	Sub clock	CSV Initial value	LVD Initial value	Package <sup>*2</sup>
MB91F526FWBPMC	Yes	ON	ON	LQI • 100 pin, Plastic
MB91F526FYBPMC			OFF	
MB91F526FJBPMC		OFF	ON	
MB91F526FLBPMC			OFF	
MB91F525FWBPMC		ON	ON	
MB91F525FYBPMC			OFF	
MB91F525FJBPMC		OFF	ON	
MB91F525FLBPMC			OFF	
MB91F524FWBPMC		ON	ON	
MB91F524FYBPMC			OFF	
MB91F524FJBPMC		OFF	ON	
MB91F524FLBPMC			OFF	
MB91F523FWBPMC		ON	ON	
MB91F523FYBPMC			OFF	
MB91F523FJBPMC		OFF	ON	
MB91F523FLBPMC			OFF	
MB91F522FWBPMC	None	ON	ON	
MB91F522FYBPMC			OFF	
MB91F522FJBPMC		OFF	ON	
MB91F522FLBPMC			OFF	
MB91F526FSBPMC		ON	ON	
MB91F526FUBPMC			OFF	
MB91F526FHBPMC		OFF	ON	
MB91F526FKBPMC			OFF	
MB91F525FSBPMC		ON	ON	
MB91F525FUBPMC			OFF	
MB91F525FHBPMC		OFF	ON	
MB91F525FKBPMC			OFF	
MB91F524FSBPMC		ON	ON	
MB91F524FUBPMC			OFF	
MB91F524FHBPMC		OFF	ON	
MB91F524FKBPMC			OFF	
MB91F523FSBPMC		ON	ON	
MB91F523FUBPMC			OFF	
MB91F523FHBPMC		OFF	ON	
MB91F523FKBPMC			OFF	
MB91F522FSBPMC		ON	ON	
MB91F522FUBPMC			OFF	
MB91F522FHBPMC		OFF	ON	
MB91F522FKBPMC			OFF	

Part number	Sub clock	CSV Initial value	LVD Initial value	Package <sup>*2</sup>
MB91F526JWCPMC	Yes	ON	ON	LQM • 120 pin, Plastic
MB91F526JYCPMC			OFF	
MB91F526JJCPMC		OFF	ON	
MB91F526JLCPMC			OFF	
MB91F525JWCPMC		ON	ON	
MB91F525JYCPMC			OFF	
MB91F525JJCPMC		OFF	ON	
MB91F525JLCPMC			OFF	
MB91F524JWCPMC		ON	ON	
MB91F524JYCPMC			OFF	
MB91F524JJCPMC		OFF	ON	
MB91F524JLCPMC			OFF	
MB91F523JWCPMC		ON	ON	
MB91F523JYCPMC			OFF	
MB91F523JJCPMC		OFF	ON	
MB91F523JLCPMC			OFF	
MB91F522JWCPMC	None	ON	ON	
MB91F522JYCPMC			OFF	
MB91F522JJCPMC		OFF	ON	
MB91F522JLCPMC			OFF	
MB91F5225JWCPMC		ON	ON	
MB91F5225JYCPMC			OFF	
MB91F5225JJCPMC		OFF	ON	
MB91F5225JLCPMC			OFF	
MB91F526JSCPMC		ON	ON	
MB91F526JUCPMC			OFF	
MB91F526JHCPMC		OFF	ON	
MB91F526JKCPMC			OFF	
MB91F525JSCPMC		ON	ON	
MB91F525JUCPMC			OFF	
MB91F525JHCPMC		OFF	ON	
MB91F525JKCPMC			OFF	
MB91F524JSCPMC		ON	ON	
MB91F524JUCPMC			OFF	
MB91F524JHCPMC		OFF	ON	
MB91F524JKCPMC			OFF	
MB91F523JSCPMC		ON	ON	
MB91F523JUCPMC			OFF	
MB91F523JHCPMC		OFF	ON	
MB91F523JKCPMC			OFF	
MB91F522JSCPMC		ON	ON	
MB91F522JUCPMC			OFF	
MB91F522JHCPMC		OFF	ON	
MB91F522JKCPMC			OFF	

**LQN144 , 144 Lead Plastic Low Profile Quad Flat Package**


PACKAGE	LQN144		
SYMBOL	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.05	—	0.15
b	0.145	0.18	0.215
c	0.115	—	0.195
D	18.00 BSC.		
D1	16.00 BSC.		
e	0.40 BSC		
E	18.00 BSC.		
E1	16.00 BSC.		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
aaa	—	—	0.20
bbb	—	—	0.10
ccc	—	—	0.08
ddd	—	—	0.07
N	144		

**NOTES**

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBER PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

Page	Section	Change Results					
		(Continued) (Correct)					
23, 24	■PIN Description	64	80	100	120	144	176
		15 <sup>*1</sup>	18 <sup>*1</sup>	23 <sup>*1</sup>	27 <sup>*1</sup>	30	37
23, 24	■PIN Description	-	-	-	-	-	38
		-	-	-	28 <sup>*1</sup>	31	39
		-	-	-	-	32	40
		-	-	-	-	33	41
		16 <sup>*1</sup>	19 <sup>*1</sup>	24 <sup>*1</sup>	29 <sup>*1</sup>	34	42
		-	-	-	-	35	43
		17 <sup>*1</sup>	22 <sup>*1</sup>	27 <sup>*1</sup>	32 <sup>*1</sup>	38	46
		-	-	-	33 <sup>*1</sup>	39	49
		P047					
		A17 <sup>*2, *3, *4, *5</sup>					
		AN45					
		TRG8_0					
		TIN3_2					
		SOT0_1					
		P177					
		TRG11_0					
		P050					
		A18 <sup>*5</sup>					
		TRG5_1					
		PPG33_0					
		P051					
		A19					
		TRG9_0					
		P052					
		A20					
		PPG34_0					
		INT14_0					
		P053					
		A21 <sup>*2, *3, *4, *5</sup>					
		AN44					
		PPG35_0					
		INT14_1					
		SCK0_1					
		P054					
		SYSCLK					
		PPG36_0					
		P055					
		CS2X <sup>*2, *3, *4, *5</sup>					
		SIN10_0					
		AN43					
		PPG37_0					
		TIN4_1					
		P056					
		CS3X <sup>*5</sup>					
		ICU9_0					
		PPG0_1					
		ICU0_1					
		TIN5_1					
		DTT1_2					

Page	Section	Change Results																												
40	■I/O Circuit Type	<p>Remarks for Type L in "I/O Circuit Types" modified as follows:</p> <p>(Error)  - Open-drain I/O  - Output 25mA (NOD)  - TTL input</p> <p>(Correct)  - Open-drain I/O  - Output 25mA (Nch open-drain)  - TTL input</p>																												
40	■I/O Circuit Type	<p>Remarks for Type M in "I/O Circuit Types" modified as follows:</p> <p>(Error)  - CMOS hysteresis input  - Pull-up resistor 50kΩ (5V cont)</p> <p>(Correct)  - CMOS hysteresis input  - Pull-up resistor 50kΩ</p>																												
121	■Interrupt Vector Table	<p>The following sentence deleted from Interrupt vector 64pins.  *5: It does not support the DMA transfer by the interrupt because of the RAM ECC bit error.</p>																												
124	■Interrupt Vector Table	<p>The interrupt factor in Interrupt vector 80pin modified as follows:</p> <table border="1"> <tr> <td>(Error)</td> <td>Base timer 1 IRQ0</td> <td rowspan="4">61</td> <td rowspan="4">3D</td> <td rowspan="4">ICR 45</td> <td rowspan="4">308<sub>H</sub></td> <td rowspan="4">000F FF08 <sub>H</sub></td> <td rowspan="4">45<sup>*5</sup></td> </tr> <tr> <td></td> <td>Base timer 1 IRQ1</td> </tr> <tr> <td></td> <td>-</td> </tr> <tr> <td></td> <td>-</td> </tr> </table> <table border="1"> <tr> <td>(Correct)</td> <td>Base timer 1 IRQ0</td> <td rowspan="4">61</td> <td rowspan="4">3D</td> <td rowspan="4">ICR 45</td> <td rowspan="4">308<sub>H</sub></td> <td rowspan="4">000F FF08 <sub>H</sub></td> <td rowspan="4">45</td> </tr> <tr> <td></td> <td>Base timer 1 IRQ1</td> </tr> <tr> <td></td> <td>-</td> </tr> <tr> <td></td> <td>-</td> </tr> </table>	(Error)	Base timer 1 IRQ0	61	3D	ICR 45	308 <sub>H</sub>	000F FF08 <sub>H</sub>	45 <sup>*5</sup>		Base timer 1 IRQ1		-		-	(Correct)	Base timer 1 IRQ0	61	3D	ICR 45	308 <sub>H</sub>	000F FF08 <sub>H</sub>	45		Base timer 1 IRQ1		-		-
(Error)	Base timer 1 IRQ0	61	3D	ICR 45							308 <sub>H</sub>	000F FF08 <sub>H</sub>	45 <sup>*5</sup>																	
	Base timer 1 IRQ1																													
	-																													
	-																													
(Correct)	Base timer 1 IRQ0	61	3D	ICR 45	308 <sub>H</sub>	000F FF08 <sub>H</sub>	45																							
	Base timer 1 IRQ1																													
	-																													
	-																													

Revision	ECN	Orig. of Change	Submission Date	Description of Change
				<p>(4-1-5)SCK↑⇒SCS↑hold time <math>t_{CSHI}</math>  (4-1-6)SCK↓⇒SCS↑hold time <math>t_{CSHI}</math>  (4-1-7)SCK↑⇒SCS↓hold time <math>t_{CSHI}</math>  (4-1-8)SCK↓⇒SCS↓hold time <math>t_{CSHI}</math></p> <p>Corrected the following description.  Pin name: SCK1 to SCK11  SCS1 to SCS3,SCS40 to SCS43,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11  Value: Min <math>t_{CSHD}-50</math> Max <math>t_{CSHD}+0</math>  ↓  Pin name: SCK1,SCK2,SCK5 to SCK11  SCS1,SCS2,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11  Value: Min <math>t_{CSHD}-10</math> Max <math>t_{CSHD}+50</math>  Pin name: SCK3,SCK4 SCS3,SCS40 to SCS43  Value: Min <math>t_{CSHD}-300</math> Max <math>t_{CSHD}+50</math>  (4-1-5),(4-1-6)SCS↓⇒SOT delay time <math>t_{DSE}</math>  (4-1-7),(4-1-8)SCS↑⇒SOT delay time <math>t_{DSE}</math>  Corrected the following description.  Pin name: SCS1 to SCS3,SCS40 to SCS43,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11  SOT1 to SOT11  Value: Min - Max 40  ↓  Pin name: SCS1,SCS2,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,  SCS8 to SCS11  SOT1,SOT2,SOT5 to SOT11  Value: Min - Max 40  Pin name: SCS3,SCS40 to SCS43  SOT3,SOT4  Value: Min - Max 300  (4-1-5)SCK↓⇒SCS↓ clock switch time <math>t_{SCC}</math>  (4-1-6)SCK↑⇒SCS↓ clock switch time <math>t_{SCC}</math>  (4-1-7)SCK↓⇒SCS↑ clock switch time <math>t_{SCC}</math>  (4-1-8)SCK↑⇒SCS↑ clock switch time <math>t_{SCC}</math>  Corrected the following description.  Pin name: SCK1 to SCK11  SCS1 to SCS3,SCS40 to SCS43,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11  Value: Min <math>3t_{CPP}+0</math> Max <math>3t_{CPP}+50</math>  ↓  Pin name: SCK1,SCK2,SCK5 to SCK11  SCS1,SCS2,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11  Value: Min <math>3t_{CPP}-10</math> Max <math>3t_{CPP}+50</math>  Pin name: SCK3,SCK4 SCS3,SCS40 to SCS43  Value: Min <math>3t_{CPP}-300</math> Max <math>3t_{CPP}+50</math>  Added the following description.  Regardless of the deselect time setting, once after the serial chip select pin becomes inactive, it will take at least five peripheral bus clock cycles to be active again    Electrical Characteristics  5.A/D Converter </p>