



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	120
Program Memory Size	576KB (576K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	72K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 48x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f524kwbpmc-gsk5e2

- D/A converter (R-2R type)
 - 8-bit resolution : 2ch
- External interrupt input: 8 channels × 2 units total
16 channels
 - Level ("H" / "L"), or edge detection (rising or falling) enabled
- Multi-function serial communication (built-in transmission/reception FIFO memory) : Max.12 channels
 - 5V tolerant input: 4 channels ch.6, ch.8, ch.9, ch.11
CMOS hysteresis input
< UART (Asynchronous serial interface) >
 - Full-duplex double buffering system, 64-step transmission FIFO memory, 64-step reception FIFO memory
 - Parity or no parity is selectable.
 - Built-in dedicated baud rate generator
 - An external clock can be used as the transfer clock
 - Parity, frame, and overrun error detection functions provided
 - DMA transfer support
<CSIO (Synchronous serial interface) >
 - Full-duplex double buffering system, 64-step transmission FIFO memory, 64-step reception FIFO memory
 - SPI supported; master and slave systems supported; 5 to 16, 20, 24, 32-bit data length can be set.
 - Built-in dedicated baud rate generator (Master operation)
 - An external clock can be entered. (Slave operation)
 - Overrun error detection function is provided
 - DMA transfer support
 - Serial chip select SPI function
<LIN (Asynchronous Serial Interface for LIN) >
 - Full-duplex double buffering system, 64-step transmission FIFO memory, 64-step reception FIFO memory
 - LIN protocol revision 2.1 supported
 - Master and slave systems supported
 - Framing error and overrun error detection
 - LIN synch break generation and detection; LIN synch delimiter generation
 - Built-in dedicated baud rate generator
 - An external clock can be adjusted by the reload counter
 - DMA transfer support
 - Hard assist function
< I²C >
 - 2 channels ch.3 , ch.4 Standard mode/fast mode supported.
 - 6 channels ch.5 to ch.8, ch.10, ch.11 Standard mode supported.
 - Full-duplex double buffering system, 64-step transmission FIFO memory, 64-step reception FIFO memory
 - Standard mode (Max. 100kbps) / fast mode (Max. 400kbps) supported
 - DMA transfer supported (for transmission only)
- CAN Controller (CAN) : 3 channels
 - Transfer speed : Up to 1Mbps
 - 128-transmission/reception message buffering : 1 channel (ch.0),

64-transmission/reception message buffering :
2 channels (ch.1 and ch.2)

- PPG: 16-bit × Max. 48 channels
 - LED drive output 4 channels 11ch to 14ch
 - Reload timer : 16-bit × Max.8 channels
 - Free-run timer :
 - 16-bit × 3 channels
 - 32-bit × Max 3 channels
- Input capture :
 - 16-bit × 4 channels (linked to the free-run timer)
 - 32-bit × Max 6 channels (linked to the free-run timer)
- Output compare :
 - 16-bit × 6 channels (linked to the free-run timer)
 - 32-bit × Max 6 channels (linked to the free-run timer)
- Waveform generator : 6 channels
- Up/Down counter
 - 8/16-bit Up/Down counter × 2 channels
- Real-time clock (RTC) (for day, hours, minutes, seconds)
 - Main or sub oscillation frequency can be selected for the operation clock
- Calibration: Real-time clock (RTC) of the subclock drive
 - The main clock to sub clock ratio can be corrected by setting the real-time clock prescaler
- Clock Supervisor
 - Monitoring abnormality (by damaged quartz, etc.) of suboscillation (32kHz) (dual clock products) of the outside and main oscillation (4 MHz)
 - When abnormality is detected, it switches to the CR clock.
 - Initial value ON/OFF can be selected by the part number.
- Base timer : Max.2 channels
 - 16-bit timer
 - Any of four PWM/PPG/PWC/reload timer functions can be selected and used
 - As for the PWC function and the reload timer function, a pair of 16-bit timers can be used as one 32-bit timer in the cascade mode
- CRC generation
- Watchdog timer
 - Hardware watchdog
 - Software watchdog (possible to set the valid range for counter clearing)
- NMI (non-maskable interrupt)
- Interrupt controller
- Interrupt request batch read
 - The interrupt existence from two or more peripherals can be read by a series of register.
- I/O relocation
 - Peripheral function pins can be reassigned.
- Low-power consumption mode
 - Sleep / Stop / Watch / Sub RUN mode
 - Stop (power shutdown) / Watch (power shutdown) mode

Pin no.						Pin Name	Polarity	I/O circuit types* ⁸	Function* ⁹			
64	80	100	120	144	176							
63 *1	79 *1	99 *1	119 *1	140	171	P011	-	A	General-purpose I/O port			
						WOT	-		RTC output signal			
						D25 * ² , * ³ , * ₄ , * ₅	-		External bus data bit25 I/O			
						SOT2_1 * ²	-		Multi-function serial ch.2 serial data output (1)			
						TIOA0_0 * ² , * ³ , * ⁴	-		TIOA output of Base timer ch.0 (0)			
						INT3_1	-		INT3 External interrupt input (1)			
-	-	-	-	141	172	P012	-	A	General-purpose I/O port			
						D26	-		External bus data bit26 I/O			
						TIOB0_0	-		TIOB input of Base timer ch.0 (0)			
-	-	-	-	-	173	P167	-	A	General-purpose I/O port			
						PPG35_1	-		PPG ch.35 output (1)			
-	-	-	-	142	174	P013	-	A	General-purpose I/O port			
						D27	-		External bus data bit27 I/O			
						TIOA1_0	-		TIOA I/O of Base timer ch.1 (0)			
-	-	-	-	143	175	P014	-	A	General-purpose I/O port			
						D28	-		External bus data bit28 I/O			
						TIOB1_0	-		TIOB input of Base timer ch.1 (0)			
18	23	28	34	40	50	AVCC1	-	-	Analog power supply for AD/DA convertor unit1			
39	47	58	68	84	103	AVCC0	-	-	Analog power supply for AD/DA convertor unit0			
20	25	30	36	42	52	AVRH1	-	-	Upper limit reference voltage for AD convertor unit1			
38	46	57	67	83	102	AVRH0	-	-	Upper limit reference voltage for AD convertor unit0			
21	26	31	37	43	53	AVSS1/ AVRL1	-	-	GND for AD/DA convertor unit1 Lower limit reference voltage for AD convertor unit1			
37	45	56	66	82	101	AVSS0/ AVRL0	-	-	GND for AD/DA convertor unit0 Lower limit reference voltage for AD convertor unit0			
60	74	93	110	130	158	C	-	-	External capacity connection output			
-	20	25	30	36	44	VCC	-	-	+5.0V power supply			
32	40	50	60	72	88							
-	61	76	91	109	133							
64	80	100	120	144	176	VSS	-	-	GND			
1	1	1	1	1	1							
-	21	26	31	37	45							
33	41	51	61	73	89							
-	60	75	90	108	132							
55	69	85	101	120	148							
59	73	92	109	129	157							

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
000120 _H	OCCP6 [R/W] W 00000000 00000000 00000000 00000000				Output Compare 6,7 32-bit OCU	
000124 _H	OCCP7 [R/W] W 00000000 00000000 00000000 00000000					
000128 _H	—	—	OCSH67 [R/W] B,H,W ---0--00	OCSL67 [R/W] B,H,W 0000--00		
00012C _H	OCCP8 [R/W] W 00000000 00000000 00000000 00000000					
000130 _H	OCCP9 [R/W] W 00000000 00000000 00000000 00000000				Output Compare 8,9 32-bit OCU	
000134 _H	—	—	OCSH89 [R/W] B,H,W ---0--00	OCSL89 [R/W] B,H,W 0000--00		
000138 _H to 0001B4 _H	—	—	—	—		
0001B8 _H	EPFR64 [R/W] B,H,W ----00-	EPFR65 [R/W] B,H,W 0000-000	EPFR66 [R/W] B,H,W --000000	EPFR67 [R/W] B,H,W ----0000		
0001BC _H	EPFR68 [R/W] B,H,W ----0000	EPFR69 [R/W] B,H,W ----0000	EPFR70 [R/W] B,H,W ---00000	EPFR71 [R/W] B,H,W -0-0-0-0	Extended port function register	
0001C0 _H	EPFR72 [R/W] B,H,W 000000-0	EPFR73 [R/W] B,H,W 00000000	EPFR74 [R/W] B,H,W 00000000	EPFR75 [R/W] B,H,W 00000000		
0001C4 _H	EPFR76 [R/W] B,H,W 00000000	EPFR77 [R/W] B,H,W -000000	EPFR78 [R/W] B,H,W ----00	EPFR79 [R/W] B,H,W 00000000		
0001C8 _H	EPFR80 [R/W] B,H,W ---00000	EPFR81 [R/W] B,H,W 00000000	EPFR82 [R/W] B,H,W 00000000	EPFR83 [R/W] B,H,W -0000000		
0001CC _H	EPFR84 [R/W] B,H,W 00000000	EPFR85 [R/W] B,H,W --000000	EPFR86 [R/W] B,H,W ---00000	EPFR87 [R/W] B,H,W ----00		
0001D0 _H	EPFR88 [R/W] B,H,W -----0	—	—	—		
0001D4 _H	—	—	—	—		
0001D8 _H	TMRLRA4 [R/W] H XXXXXXXX XXXXXXXX		TMR4 [R] H XXXXXXXX XXXXXXXX		Reload Timer 4	
0001DC _H	TMRLRB4 [R/W] H XXXXXXXX XXXXXXXX		TMCSR4 [R/W] B, H,W 00000000 0-000000			
0001E0 _H to 0001EC _H	—	—	—	—	Reserved	
0001F0 _H	TMRLRA5 [R/W] H XXXXXXXX XXXXXXXX		TMR5 [R] H XXXXXXXX XXXXXXXX		Reload Timer 5	
0001F4 _H	TMRLRB5 [R/W] H XXXXXXXX XXXXXXXX		TMCSR5 [R/W] B, H,W 00000000 0-000000			

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001750 _H	SCR0/(IBCR0)[R/W] B,H,W 0--00000	SMR0[R/W] B,H,W 000-00-0	SSR0[R/W] B,H,W 0-000011	ESCR0/(IBSR0)[R/W]] B,H,W 00000000	Multi-UART0 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I ² C mode is not set immediately after reset. *3: Reserved because CSIO mode is not set immediately after reset. *4: Reserved because LIN2.1 mode is not set immediately after reset.
001754 _H	— /(RDR10/(TDR10))[R/W] B,H,W ----- * ³	— RDR00/(TDR00)[R/W] B,H,W -----0 00000000 * ¹			
001758 _H	SACSR0[R/W] B,H,W 0---000 00000000		STMR0[R] B,H,W 00000000 00000000		
00175C _H	STMCRO[R/W] B,H,W 00000000 00000000	— /(SCSCR0/SFUR0)[R/W] B,H,W ----- * ³ * ⁴			
001760 _H	— /(SCSTR30)/ (LAMSR0) [R/W] B,H,W ----- * ³	— /(SCSTR20)/ (LAMCR0) [R/W] B,H,W ----- * ³	— /(SCSTR10) (SFLR10) [R/W] B,H,W ----- * ³	— /(SCSTR00)/ (SFLR00) [R/W] B,H,W ----- * ³	
001764 _H	—	— /(SCSFR20) [R/W] B,H,W ----- * ³	— /(SCSFR10) [R/W] B,H,W ----- * ³	— /(SCSFR00) [R/W] B,H,W ----- * ³	
001768 _H	— /(TBYTE30)/ (LAMESR0) [R/W] B,H,W ----- * ³	— /(TBYTE20) (LAMERT0) [R/W] B,H,W ----- * ³	— /(TBYTE10)/ (LAMIER0) [R/W] B,H,W ----- * ³	TBYTE00/(LAMRID0) / (LAMTID0) [R/W] B,H,W 00000000	
00176C _H	BGR0[R/W] H, W 00000000 00000000		— /(ISMK0) [R/W] B,H,W ----- * ²	— /(ISBA0) [R/W] B,H,W ----- * ²	
001770 _H	FCR10[R/W] B,H,W ---00100	FCR00[R/W] B,H,W -0000000	FBYTE0[R/W] B,H,W 00000000 00000000		
001774 _H	FTICR0[R/W] B,H,W 00000000 00000000		—	—	
001778 _H	SCR1/(IBCR1) [R/W] B,H,W 0--00000	SMR1[R/W] B,H,W 000-00-0	SSR1[R/W] B,H,W 0-000011	ESCR1/(IBSR1)[R/W]] B,H,W 00000000	Multi-UART1
00177C _H	— /(RDR11/(TDR11))[R/W] B,H,W ----- * ³	— RDR01/(TDR01)[R/W] B,H,W -----0 00000000 * ¹			
001780 _H	SACSR1[R/W] B,H,W 0---000 00000000		STMR1[R] B,H,W 00000000 00000000		Multi-UART1 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I ² C mode is not set immediately after reset.
001784 _H	STMCR1[R/W] B,H,W 00000000 00000000	— /(SCSCR1/SFUR1)[R/W] B,H,W ----- * ³ * ⁴			
001788 _H	— /(SCSTR31)/ (LAMSR1) [R/W] B,H,W ----- * ³	— /(SCSTR21)/ (LAMCR1) [R/W] B,H,W ----- * ³	— /(SCSTR11)/ (SFLR11) [R/W] B,H,W ----- * ³	— /(SCSTR01)/ (SFLR01) [R/W] B,H,W ----- * ³	
00178C _H	—	— /(SCSFR21)[R/W] B,H,W ----- * ³	— /(SCSFR11) [R/W] B,H,W ----- * ³	— /(SCSFR01) [R/W] B,H,W ----- * ³	

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001A80 _H	PCN202 [R/W] B,H,W --000000 ----110		PSDR2 [R/W] H,W 00000000 00000000		PPG2 * for communication
001A84 _H	PTPC2 [R/W] H,W 00000000 00000000		PCMDWD2 [R/W] B,H,W ----- ----0000		
001A88 _H	PHCSR2 [W] H,W XXXXXXXX XXXXXXXX		PLCSR2 [W] H,W XXXXXXXX XXXXXXXX		
001A8C _H	PHDUT2 [W] H,W XXXXXXXX XXXXXXXX		PLDUT2 [W] H,W XXXXXXXX XXXXXXXX		
001A90 _H	PCMDDT2 [R/W] H,W 00000000 00000000	—	—	—	
001A94 _H	PCN3 [R/W] B,H,W 00000000 000000-0		PCSR3 [W] H,W XXXXXXXX XXXXXXXX		PPG3 * for communication
001A98 _H	PDUT3 [W] H,W XXXXXXXX XXXXXXXX		PTMR3 [R] H,W 11111111 11111111		
001A9C _H	PCN203 [R/W] B,H,W --000000 ----110		PSDR3 [R/W] H,W 00000000 00000000		
001AA0 _H	PTPC3 [R/W] H,W 00000000 00000000		PCMDWD3 [R/W] B,H,W ----- ----0000		
001AA4 _H	PHCSR3 [W] H,W XXXXXXXX XXXXXXXX		PLCSR3 [W] H,W XXXXXXXX XXXXXXXX		
001AA8 _H	PHDUT3 [W] H,W XXXXXXXX XXXXXXXX		PLDUT3 [W] H,W XXXXXXXX XXXXXXXX		PPG4
001AAC _H	PCMDDT3 [R/W] H,W 00000000 00000000	—	—	—	
001AB0 _H	PCN4 [R/W] B,H,W 00000000 000000-0		PCSR4 [W] H,W XXXXXXXX XXXXXXXX		
001AB4 _H	PDUT4 [W] H,W XXXXXXXX XXXXXXXX		PTMR4 [R] H,W 11111111 11111111		
001AB8 _H	PCN204 [R/W] B,H,W --000000 ----110		PSDR4 [R/W] H,W 00000000 00000000		
001ABC _H	PTPC4 [R/W] H,W 00000000 00000000	—	—	—	PPG4
001AC0 _H	PCN5 [R/W] B,H,W 00000000 000000-0		PCSR5 [W] H,W XXXXXXXX XXXXXXXX		PPG5
001AC4 _H	PDUT5 [W] H,W XXXXXXXX XXXXXXXX		PTMR5 [R] H,W 11111111 11111111		
001AC8 _H	PCN205 [R/W] B,H,W --000000 ----110		PSDR5 [R/W] H,W 00000000 00000000		
001ACC _H	PTPC5 [R/W] H,W 00000000 00000000	—	—	—	

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
002150 _H	IF2DTA11 [R/W] B,H,W 00000000 00000000		IF2DTA21 [R/W] B,H,W 00000000 00000000		CAN1 (64msb)	
002154 _H	IF2DTB11 [R/W] B,H,W 00000000 00000000		IF2DTB21 [R/W] B,H,W 00000000 00000000			
002158 _H	—	—	—	—		
00215C _H	—	—	—	—		
002160 _H , 002164 _H	Reserved (IF2 data mirror)					
002168 _H to 00217C _H	—					
002180 _H	TREQR21 [R] B,H,W 00000000 00000000		TREQR11 [R] B,H,W 00000000 00000000			
002184 _H	TREQR41 [R] B,H,W 00000000 00000000		TREQR31 [R] B,H,W 00000000 00000000			
002188 _H	—	—	—	—		
00218C _H	—	—	—	—		
002190 _H	NEWDT21 [R] B,H,W 00000000 00000000		NEWDT11 [R] B,H,W 00000000 00000000			
002194 _H	NEWDT41 [R] B,H,W 00000000 00000000		NEWDT31 [R] B,H,W 00000000 00000000			
002198 _H	—	—	—	—		
00219C _H	—	—	—	—		
0021A0 _H	INTPND21 [R] B,H,W 00000000 00000000		INTPND11 [R] B,H,W 00000000 00000000			
0021A4 _H	INTPND41 [R] B,H,W 00000000 00000000		INTPND31 [R] B,H,W 00000000 00000000			
0021A8 _H	—	—	—	—		
0021AC _H	—	—	—	—		
0021B0 _H	MSGVAL21 [R] B,H,W 00000000 00000000		MSGVAL11 [R] B,H,W 00000000 00000000			
0021B4 _H	MSGVAL41 [R] B,H,W 00000000 00000000		MSGVAL31 [R] B,H,W 00000000 00000000			
0021B8 _H	—	—	—	—		
0021BC _H	—	—	—	—		

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
002254 _H	IF2DTB12 [R/W] B,H,W 00000000 00000000		IF2DTB22 [R/W] B,H,W 00000000 00000000			
002258 _H	—	—	—	—		
00225C _H	—	—	—	—		
002260 _H , 002264 _H	Reserved (IF2 data mirror)					
002268 _H to 00227C _H	—					
002280 _H	TREQR22 [R] B,H,W 00000000 00000000		TREQR12 [R] B,H,W 00000000 00000000		CAN2 (64msb)	
002284 _H	TREQR42 [R] B,H,W 00000000 00000000		TREQR32 [R] B,H,W 00000000 00000000			
002288 _H	—	—	—	—		
00228C _H	—	—	—	—		
002290 _H	NEWDT22 [R] B,H,W 00000000 00000000		NEWDT12 [R] B,H,W 00000000 00000000			
002294 _H	NEWDT42 [R] B,H,W 00000000 00000000		NEWDT32 [R] B,H,W 00000000 00000000			
002298 _H	—	—	—	—		
00229C _H	—	—	—	—		
0022A0 _H	INTPND22 [R] B,H,W 00000000 00000000		INTPND12 [R] B,H,W 00000000 00000000			
0022A4 _H	INTPND42 [R] B,H,W 00000000 00000000		INTPND32 [R] B,H,W 00000000 00000000			
0022A8 _H	—	—	—	—		
0022AC _H	—	—	—	—		
0022B0 _H	MSGVAL22 [R] B,H,W 00000000 00000000		MSGVAL12 [R] B,H,W 00000000 00000000			
0022B4 _H	MSGVAL42 [R] B,H,W 00000000 00000000		MSGVAL32 [R] B,H,W 00000000 00000000			
0022B8 _H	—	—	—	—		
0022BC _H	—	—	—	—		
0022C0 _H to 0022FC _H	—					

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
006000 _H to 00EFFC _H	—	—	—	—	Reserved
00F000 _H to 00FEFC _H	—	—	—	—	Reserved [S]
00FF00 _H	DSUCR [R/W] B,H,W -----0			—	OCDU [S]
00FF04 _H to 00FF0C _H	—			Reserved [S]	
00FF10 _H	PCSR [R/W] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			OCDU [S]	
00FF14 _H	PSSR [R/W] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			OCDU [S]	
00FF18 _H to 00FFF4 _H	—			Reserved [S]	
00FFF8 _H	EDIR1 [R] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			OCDU [S]	
00FFFC _H	EDIR0 [R] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				


[S]: It is a system register. The illegal instruction exception (data access error) is generated in these registers in the user mode when reading and writing to it.

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexa decimal				
Multi-function serial interface ch.3 (transmission completed)	27	1B	ICR11	390 _H	000FFF90 _H	11
Multi-function serial interface ch.4 (reception completed)	28	1C	ICR12	38C _H	000FFF8C _H	12 ^{*1}
Multi-function serial interface ch.4 (status)						
Multi-function serial interface ch.4 (transmission completed)	29	1D	ICR13	388 _H	000FFF88 _H	13
Multi-function serial interface ch.5 (reception completed)	30	1E	ICR14	384 _H	000FFF84 _H	14 ^{*1}
Multi-function serial interface ch.5 (status)						
Multi-function serial interface ch.5 (transmission completed)	31	1F	ICR15	380 _H	000FFF80 _H	15
Multi-function serial interface ch.6 (reception completed)	32	20	ICR16	37C _H	000FFF7C _H	16 ^{*1}
Multi-function serial interface ch.6 (status)						
Multi-function serial interface ch.6 (transmission completed)	33	21	ICR17	378 _H	000FFF78 _H	17
CAN0	34	22	ICR18	374 _H	000FFF74 _H	-
CAN1	35	23	ICR19	370 _H	000FFF70 _H	-
RAM diagnosis end						
RAM initialization completion						
Error generation during RAM diagnosis						
Backup RAM diagnosis end						
Backup RAM initialization completion	36	24	ICR20	36C _H	000FFF6C _H	-
Error generation during Backup RAM diagnosis						
CAN2	37	25	ICR21	368 _H	000FFF68 _H	-
Up/down counter 0						
Up/down counter 1						
Real time clock	38	26	ICR22	364 _H	000FFF64 _H	22 ^{*1}
Multi-function serial interface ch.7 (reception completed)	39	27	ICR23	360 _H	000FFF60 _H	23
Multi-function serial interface ch.7 (status)						
16-bit Free-run timer 0 (0 detection) / (compare clear)	40	28	ICR24	35C _H	000FFF5C _H	24 ^{*3}
Multi-function serial interface ch.7 (transmission completed)						
PPG 0/1/10/11/20/21/30/31/40/41	41	29	ICR25	358 _H	000FFF58 _H	25 ^{*3}
16-bit Free-run timer 1 (0 detection) / (compare clear)						
PPG 2/3/12/13/22/23/32/33/43	42	2A	ICR26	354 _H	000FFF54 _H	26 ^{*3}
16-bit Free-run timer 2 (0 detection) / (compare clear)						
PPG 4/5/14/15/24/25/34/35/44	43	2B	ICR27	350 _H	000FFF50 _H	27 ^{*3}
PPG 6/7/16/17/26/27/36/37	44	2C	ICR28	34C _H	000FFF4C _H	28 ^{*3}
PPG 8/9/18/19/28/29/38/39						

(1-2) Sub clock timing
 $(T_A: -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, V_{CC} = AV_{CC} = 5.0\text{V} \pm 10\% / V_{CC} = AV_{CC} = 3.3\text{V} \pm 0.3\text{V}, V_{SS} = AV_{SS} = 0.0\text{V})$

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Source oscillation clock frequency	F_{CL}	X0A, X1A	-	-	32.7 68	-	kHz	
Source oscillation clock cycle time	t_{LCYL}	X0A, X1A		-	30.5 2	-	μs	


- X0A,X1A clock timing



AC characteristics are specified by the following measurement reference voltage values.


● Input Signal Waveform

Hysteresis Input Pin (Automotive)




● Output Signal Waveform

Output Pin



Hysteresis Input Pin (CMOS schmitt)



Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS↓→SCK↑ setup time	t _{CSSE}	SCK1 to SCK11 SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t _{CPP} +30	-	ns	External shift clock mode output pin: C _L =50pF
SCK↓→SCS↑ hold time	t _{CSHE}	+0		-	ns		
SCS deselect time	t _{CSDE}	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		3t _{CPP} +30	-	ns	
SCS↓→SOT delay time	t _{DSE}	SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11 SOT1 , SOT2, SOT5 to SOT11	-	-	40	ns	External shift clock mode output pin: C _L =50pF
		SCS3, SCS40 to SCS43 SOT3 , SOT4		-	300	ns	
SCS↑→SOT delay time	t _{DEE}	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11 SOT1 to SOT11	-	+0	-	ns	External shift clock mode output pin: C _L =50pF
SCK↑→SCS↓ clock switch time	t _{SCC}	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t _{CPP} -10	3t _{CPP} +50	ns	Internal shift clock mode Round operation output pin: C _L =50pF
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		3t _{CPP} -300	3t _{CPP} +50	ns	

*1: t_{CSsu}=SCSTR:CSSU7-0×Serial chip select timing operating clock

*2: t_{CSHD}=SCSTR:CSHD7-0×Serial chip select timing operating clock


*3: t_{CSDS}=SCSTR:CSDS15-0×Serial chip select timing operating clock

Regardless of the deselect time setting, once after the serial chip select pin becomes inactive, it will take at least five peripheral bus clock cycles to be active again

Please see the hardware manual for details of above-mentioned *1,*2, and *3

" $t_{SUDAT} \geq 250$ ns".

*4: t_{CPP} is the peripheral clock cycle time. Adjust the clock of the bus in the surrounding to 8MHz or more when use I²C.



Part number	Sub clock	CSV Initial value	LVD Initial value	Package ^{*2}
MB91F526FWBPMC	Yes	ON	ON	LQI • 100 pin, Plastic
MB91F526FYBPMC			OFF	
MB91F526FJBPMC		OFF	ON	
MB91F526FLBPMC			OFF	
MB91F525FWBPMC		ON	ON	
MB91F525FYBPMC			OFF	
MB91F525FJBPMC		OFF	ON	
MB91F525FLBPMC			OFF	
MB91F524FWBPMC		ON	ON	
MB91F524FYBPMC			OFF	
MB91F524FJBPMC		OFF	ON	
MB91F524FLBPMC			OFF	
MB91F523FWBPMC		ON	ON	
MB91F523FYBPMC			OFF	
MB91F523FJBPMC		OFF	ON	
MB91F523FLBPMC			OFF	
MB91F522FWBPMC	None	ON	ON	
MB91F522FYBPMC			OFF	
MB91F522FJBPMC		OFF	ON	
MB91F522FLBPMC			OFF	
MB91F526FSBPMC		ON	ON	
MB91F526FUBPMC			OFF	
MB91F526FHBPMC		OFF	ON	
MB91F526FKBPMC			OFF	
MB91F525FSBPMC		ON	ON	
MB91F525FUBPMC			OFF	
MB91F525FHBPMC		OFF	ON	
MB91F525FKBPMC			OFF	
MB91F524FSBPMC		ON	ON	
MB91F524FUBPMC			OFF	
MB91F524FHBPMC		OFF	ON	
MB91F524FKBPMC			OFF	
MB91F523FSBPMC		ON	ON	
MB91F523FUBPMC			OFF	
MB91F523FHBPMC		OFF	ON	
MB91F523FKBPMC			OFF	
MB91F522FSBPMC		ON	ON	
MB91F522FUBPMC			OFF	
MB91F522FHBPMC		OFF	ON	
MB91F522FKBPMC			OFF	

Part number	Sub clock	CSV Initial value	LVD Initial value	Package ^{*2}
MB91F526WBPMC1	Yes	ON	ON	LQD • 64 pin, Plastic
MB91F526BYBPMC1			OFF	
MB91F526BJBPMC1		OFF	ON	
MB91F526BLBPMC1			OFF	
MB91F525WBPMC1		ON	ON	
MB91F525BYBPMC1			OFF	
MB91F525BJBPMC1		OFF	ON	
MB91F525BLBPMC1			OFF	
MB91F524WBPMC1		ON	ON	
MB91F524BYBPMC1			OFF	
MB91F524BJBPMC1		OFF	ON	
MB91F524BLBPMC1			OFF	
MB91F523WBPMC1		ON	ON	
MB91F523BYBPMC1			OFF	
MB91F523BJBPMC1		OFF	ON	
MB91F523BLBPMC1			OFF	
MB91F522WBPMC1	None	ON	ON	LQD • 64 pin, Plastic
MB91F522BYBPMC1			OFF	
MB91F522BJBPMC1		OFF	ON	
MB91F522BLBPMC1			OFF	
MB91F526BSBPMC1		ON	ON	
MB91F526BUBPMC1			OFF	
MB91F526BHBPMC1		OFF	ON	
MB91F526KBPMMC1			OFF	
MB91F525BSBPMC1		ON	ON	
MB91F525BUBPMC1			OFF	
MB91F525BHBPMC1		OFF	ON	
MB91F525KBPMMC1			OFF	
MB91F524BSBPMC1		ON	ON	
MB91F524BUBPMC1			OFF	
MB91F524BHBPMC1		OFF	ON	
MB91F524KBPMMC1			OFF	
MB91F523BSBPMC1		ON	ON	
MB91F523BUBPMC1			OFF	
MB91F523BHBPMC1		OFF	ON	
MB91F523KBPMMC1			OFF	
MB91F522BSBPMC1		ON	ON	
MB91F522BUBPMC1			OFF	
MB91F522BHBPMC1		OFF	ON	
MB91F522KBPMMC1			OFF	


^{*1}: It is only supported for customers who have already adopted it now. We do not recommend adopting new products.

^{*2}: For details of the package, see "■ PACKAGE DIMENSIONS".

Part number	Sub clock	CSV Initial value	LVD Initial value	Package ^{*2}
MB91F526KCPMC	Yes	ON	ON	LQS • 144 pin, (Lead pitch 0.5mm) Plastic
MB91F526KYCPMC			OFF	
MB91F526KJCPMC		OFF	ON	
MB91F526KLCPMC			OFF	
MB91F525KCPMC		ON	ON	
MB91F525KYCPMC			OFF	
MB91F525KJCPMC		OFF	ON	
MB91F525KLCPMC			OFF	
MB91F524KCPMC		ON	ON	
MB91F524KYCPMC			OFF	
MB91F524KJCPMC		OFF	ON	
MB91F524KLCPMC			OFF	
MB91F523KCPMC		ON	ON	
MB91F523KYCPMC			OFF	
MB91F523KJCPMC		OFF	ON	
MB91F523KLCPMC			OFF	
MB91F522KCPMC		ON	ON	
MB91F522KYCPMC			OFF	
MB91F522KJCPMC		OFF	ON	
MB91F522KLCPMC			OFF	
MB91F526KSCPMC	None	ON	ON	
MB91F526KUCPMC			OFF	
MB91F526KHCPMC		OFF	ON	
MB91F526KKCPMC			OFF	
MB91F525KSCPMC		ON	ON	
MB91F525KUCPMC			OFF	
MB91F525KHCPMC		OFF	ON	
MB91F525KKCPMC			OFF	
MB91F524KSCPMC		ON	ON	
MB91F524KUCPMC			OFF	
MB91F524KHCPMC		OFF	ON	
MB91F524KKCPMC			OFF	
MB91F523KSCPMC		ON	ON	
MB91F523KUCPMC			OFF	
MB91F523KHCPMC		OFF	ON	
MB91F523KKCPMC			OFF	
MB91F522KSCPMC		ON	ON	
MB91F522KUCPMC			OFF	
MB91F522KHCPMC		OFF	ON	
MB91F522KKCPMC			OFF	

Part number	Sub clock	CSV Initial value	LVD Initial value	Package*
MB91F526BWEPMC1	Yes	ON	ON	LQE • 64 pin, Plastic
MB91F526BJEPMC1		OFF	ON	
MB91F525BWEPMC1		ON	ON	
MB91F525BJEPMC1		OFF	ON	
MB91F524BWEPMC1		ON	ON	
MB91F524BJEPMC1		OFF	ON	
MB91F523BWEPMC1		ON	ON	
MB91F523BJEPMC1		OFF	ON	
MB91F522BWEPMC1		ON	ON	
MB91F522BJEPMC1		OFF	ON	
MB91F526BSEPMC1	None	ON	ON	LQE • 64 pin, Plastic
MB91F526BHEPMC1		OFF	ON	
MB91F525BSEPMC1		ON	ON	
MB91F525BHEPMC1		OFF	ON	
MB91F524BSEPMC1		ON	ON	
MB91F524BHEPMC1		OFF	ON	
MB91F523BSEPMC1		ON	ON	
MB91F523BHEPMC1		OFF	ON	
MB91F522BSEPMC1		ON	ON	
MB91F522BHEPMC1		OFF	ON	

*: For details of the package, see "■ PACKAGE DIMENSIONS".

LQS144 , 144 Lead Plastic Low Profile Quad Flat Package


PACKAGE	LQS144		
SYMBOL	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.08	—	0.28
b	0.17	0.22	0.27
c	0.09	—	0.20
D	22.00 BSC.		
D1	20.00 BSC.		
e	0.50 BSC		
E	22.00 BSC.		
E1	20.00 BSC.		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
aaa	—	—	0.20
bbb	—	—	0.10
ccc	—	—	0.08
ddd	—	—	0.08
N	144		

NOTES

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS, BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

Page	Section	Change Results																																																																																
14	■Pin Assignment MB91F52xD	<p>- Right side</p> <p style="text-align: center;">↓</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>60</td><td>VSS</td></tr> <tr><td>59</td><td>P122/SIN6_0/AN31/OCU8_0/INT9_1</td></tr> <tr><td>58</td><td>P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0</td></tr> <tr><td>57</td><td>P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1</td></tr> <tr><td>56</td><td>P114/SCS61_0/AN26/PPG18_0/RTO2_0</td></tr> <tr><td>55</td><td>P110/TX1(64)/SCS63_0/AN22</td></tr> <tr><td>54</td><td>NMIX</td></tr> <tr><td>53</td><td>P107/AN19/PPG15_0</td></tr> <tr><td>52</td><td>P105/SCS71_0/AN17/PPG13_0</td></tr> <tr><td>51</td><td>P104/SCS72_0/AN16/PPG12_0</td></tr> <tr><td>50</td><td>P103/SCS73_0/AN15/PPG11_0</td></tr> <tr><td>49</td><td>P102/SIN7_0/AN14/PPG10_0/INT10_0</td></tr> <tr><td>48</td><td>P100/SCK7_0/SCL7/AN12/PPG8_0</td></tr> <tr><td>47</td><td>AVCC0</td></tr> <tr><td>46</td><td>AVRH0</td></tr> <tr><td>45</td><td>AVSS0/AVRL0</td></tr> <tr><td>44</td><td>P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1</td></tr> <tr><td>43</td><td>P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0</td></tr> <tr><td>42</td><td>P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0/TOT2_1</td></tr> <tr><td>41</td><td>VSS</td></tr> </table> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>60</td><td>VSS</td></tr> <tr><td>59</td><td>P122/SIN6_0/AN31/OCU8_0/INT9_1</td></tr> <tr><td>58</td><td>P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0</td></tr> <tr><td>57</td><td>P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1</td></tr> <tr><td>56</td><td>P114/SCS61_0/AN26/PPG18_0/RTO2_0</td></tr> <tr><td>55</td><td>P110/TX1(64)/SCS63_0/AN22</td></tr> <tr><td>54</td><td>NMIX</td></tr> <tr><td>53</td><td>P107/AN19/PPG15_0</td></tr> <tr><td>52</td><td>P105/AN17/PPG13_0</td></tr> <tr><td>51</td><td>P104/AN16/PPG12_0</td></tr> <tr><td>50</td><td>P103/AN15/PPG11_0</td></tr> <tr><td>49</td><td>P102/AN14/PPG10_0/INT10_0</td></tr> <tr><td>48</td><td>P100/AN12/PPG8_0</td></tr> <tr><td>47</td><td>AVCC0</td></tr> <tr><td>46</td><td>AVRH0</td></tr> <tr><td>45</td><td>AVSS0/AVRL0</td></tr> <tr><td>44</td><td>P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1</td></tr> <tr><td>43</td><td>P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0</td></tr> <tr><td>42</td><td>P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0/TOT2_1</td></tr> <tr><td>41</td><td>VSS</td></tr> </table>	60	VSS	59	P122/SIN6_0/AN31/OCU8_0/INT9_1	58	P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0	57	P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1	56	P114/SCS61_0/AN26/PPG18_0/RTO2_0	55	P110/TX1(64)/SCS63_0/AN22	54	NMIX	53	P107/AN19/PPG15_0	52	P105/SCS71_0/AN17/PPG13_0	51	P104/SCS72_0/AN16/PPG12_0	50	P103/SCS73_0/AN15/PPG11_0	49	P102/SIN7_0/AN14/PPG10_0/INT10_0	48	P100/SCK7_0/SCL7/AN12/PPG8_0	47	AVCC0	46	AVRH0	45	AVSS0/AVRL0	44	P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1	43	P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0	42	P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0/TOT2_1	41	VSS	60	VSS	59	P122/SIN6_0/AN31/OCU8_0/INT9_1	58	P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0	57	P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1	56	P114/SCS61_0/AN26/PPG18_0/RTO2_0	55	P110/TX1(64)/SCS63_0/AN22	54	NMIX	53	P107/AN19/PPG15_0	52	P105/AN17/PPG13_0	51	P104/AN16/PPG12_0	50	P103/AN15/PPG11_0	49	P102/AN14/PPG10_0/INT10_0	48	P100/AN12/PPG8_0	47	AVCC0	46	AVRH0	45	AVSS0/AVRL0	44	P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1	43	P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0	42	P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0/TOT2_1	41	VSS
60	VSS																																																																																	
59	P122/SIN6_0/AN31/OCU8_0/INT9_1																																																																																	
58	P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0																																																																																	
57	P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1																																																																																	
56	P114/SCS61_0/AN26/PPG18_0/RTO2_0																																																																																	
55	P110/TX1(64)/SCS63_0/AN22																																																																																	
54	NMIX																																																																																	
53	P107/AN19/PPG15_0																																																																																	
52	P105/SCS71_0/AN17/PPG13_0																																																																																	
51	P104/SCS72_0/AN16/PPG12_0																																																																																	
50	P103/SCS73_0/AN15/PPG11_0																																																																																	
49	P102/SIN7_0/AN14/PPG10_0/INT10_0																																																																																	
48	P100/SCK7_0/SCL7/AN12/PPG8_0																																																																																	
47	AVCC0																																																																																	
46	AVRH0																																																																																	
45	AVSS0/AVRL0																																																																																	
44	P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1																																																																																	
43	P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0																																																																																	
42	P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0/TOT2_1																																																																																	
41	VSS																																																																																	
60	VSS																																																																																	
59	P122/SIN6_0/AN31/OCU8_0/INT9_1																																																																																	
58	P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0																																																																																	
57	P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1																																																																																	
56	P114/SCS61_0/AN26/PPG18_0/RTO2_0																																																																																	
55	P110/TX1(64)/SCS63_0/AN22																																																																																	
54	NMIX																																																																																	
53	P107/AN19/PPG15_0																																																																																	
52	P105/AN17/PPG13_0																																																																																	
51	P104/AN16/PPG12_0																																																																																	
50	P103/AN15/PPG11_0																																																																																	
49	P102/AN14/PPG10_0/INT10_0																																																																																	
48	P100/AN12/PPG8_0																																																																																	
47	AVCC0																																																																																	
46	AVRH0																																																																																	
45	AVSS0/AVRL0																																																																																	
44	P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1																																																																																	
43	P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0																																																																																	
42	P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0/TOT2_1																																																																																	
41	VSS																																																																																	

Page	Section	Change Results																																																																																																																																																																																					
		A List of "Pin Description" modified.																																																																																																																																																																																					
		(Error)																																																																																																																																																																																					
		<table border="1"> <thead> <tr> <th colspan="6">Pin no.</th> <th>Pin Name</th> </tr> <tr> <th>64</th> <th>80</th> <th>100</th> <th>120</th> <th>144</th> <th>176</th> <th></th> </tr> </thead> <tbody> <tr> <td>-</td> <td>48</td> <td>59</td> <td>69</td> <td>85</td> <td>104</td> <td>P100</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SCK7_0/</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SCL7</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>AN12</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PPG8_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>P102</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SIN7_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>AN14</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PPG10_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>INT10_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>P103</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SCS73_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>AN15</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PPG11_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>P104</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SCS72_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>AN16</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PPG12_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>P105</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SCS71_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>AN17</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PPG13_0</td> </tr> </tbody> </table>							Pin no.						Pin Name	64	80	100	120	144	176		-	48	59	69	85	104	P100							SCK7_0/							SCL7							AN12							PPG8_0														P102							SIN7_0							AN14							PPG10_0							INT10_0							P103							SCS73_0							AN15							PPG11_0							P104							SCS72_0							AN16							PPG12_0							P105							SCS71_0							AN17							PPG13_0
Pin no.						Pin Name																																																																																																																																																																																	
64	80	100	120	144	176																																																																																																																																																																																		
-	48	59	69	85	104	P100																																																																																																																																																																																	
						SCK7_0/																																																																																																																																																																																	
						SCL7																																																																																																																																																																																	
						AN12																																																																																																																																																																																	
						PPG8_0																																																																																																																																																																																	
						P102																																																																																																																																																																																	
						SIN7_0																																																																																																																																																																																	
						AN14																																																																																																																																																																																	
						PPG10_0																																																																																																																																																																																	
						INT10_0																																																																																																																																																																																	
						P103																																																																																																																																																																																	
						SCS73_0																																																																																																																																																																																	
						AN15																																																																																																																																																																																	
						PPG11_0																																																																																																																																																																																	
						P104																																																																																																																																																																																	
						SCS72_0																																																																																																																																																																																	
						AN16																																																																																																																																																																																	
						PPG12_0																																																																																																																																																																																	
						P105																																																																																																																																																																																	
						SCS71_0																																																																																																																																																																																	
						AN17																																																																																																																																																																																	
						PPG13_0																																																																																																																																																																																	
30	■PIN Description	<table border="1"> <thead> <tr> <th colspan="6">Pin no.</th> <th>Pin Name</th> </tr> <tr> <th>64</th> <th>80</th> <th>100</th> <th>120</th> <th>144</th> <th>176</th> <th></th> </tr> </thead> <tbody> <tr> <td>-</td> <td>48^{*1}</td> <td>59</td> <td>69</td> <td>85</td> <td>104</td> <td>P100</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SCK7_0/</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SCL7^{*3}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>AN12</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PPG8_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>P102</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SIN7_0^{*2, *3}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>AN14</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PPG10_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>INT10_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>P103</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SCS73_0^{*2, *3}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>AN15</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PPG11_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>P104</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SCS72_0^{*2, *3}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>AN16</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PPG12_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>P105</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SCS71_0^{*2, *3}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>AN17</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PPG13_0</td> </tr> </tbody> </table>							Pin no.						Pin Name	64	80	100	120	144	176		-	48 ^{*1}	59	69	85	104	P100							SCK7_0/							SCL7 ^{*3}							AN12							PPG8_0														P102							SIN7_0 ^{*2, *3}							AN14							PPG10_0							INT10_0							P103							SCS73_0 ^{*2, *3}							AN15							PPG11_0							P104							SCS72_0 ^{*2, *3}							AN16							PPG12_0							P105							SCS71_0 ^{*2, *3}							AN17							PPG13_0
Pin no.						Pin Name																																																																																																																																																																																	
64	80	100	120	144	176																																																																																																																																																																																		
-	48 ^{*1}	59	69	85	104	P100																																																																																																																																																																																	
						SCK7_0/																																																																																																																																																																																	
						SCL7 ^{*3}																																																																																																																																																																																	
						AN12																																																																																																																																																																																	
						PPG8_0																																																																																																																																																																																	
						P102																																																																																																																																																																																	
						SIN7_0 ^{*2, *3}																																																																																																																																																																																	
						AN14																																																																																																																																																																																	
						PPG10_0																																																																																																																																																																																	
						INT10_0																																																																																																																																																																																	
						P103																																																																																																																																																																																	
						SCS73_0 ^{*2, *3}																																																																																																																																																																																	
						AN15																																																																																																																																																																																	
						PPG11_0																																																																																																																																																																																	
						P104																																																																																																																																																																																	
						SCS72_0 ^{*2, *3}																																																																																																																																																																																	
						AN16																																																																																																																																																																																	
						PPG12_0																																																																																																																																																																																	
						P105																																																																																																																																																																																	
						SCS71_0 ^{*2, *3}																																																																																																																																																																																	
						AN17																																																																																																																																																																																	
						PPG13_0																																																																																																																																																																																	
		<table border="1"> <thead> <tr> <th colspan="6">Pin no.</th> <th>Pin Name</th> </tr> <tr> <th>64</th> <th>80</th> <th>100</th> <th>120</th> <th>144</th> <th>176</th> <th></th> </tr> </thead> <tbody> <tr> <td>-</td> <td>48^{*1}</td> <td>59</td> <td>69</td> <td>85</td> <td>104</td> <td>P100</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SCK7_0/</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SCL7^{*3}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>AN12</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PPG8_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>P102</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SIN7_0^{*2, *3}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>AN14</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PPG10_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>INT10_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>P103</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SCS73_0^{*2, *3}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>AN15</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PPG11_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>P104</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SCS72_0^{*2, *3}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>AN16</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PPG12_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>P105</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SCS71_0^{*2, *3}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>AN17</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PPG13_0</td> </tr> </tbody> </table>							Pin no.						Pin Name	64	80	100	120	144	176		-	48 ^{*1}	59	69	85	104	P100							SCK7_0/							SCL7 ^{*3}							AN12							PPG8_0														P102							SIN7_0 ^{*2, *3}							AN14							PPG10_0							INT10_0							P103							SCS73_0 ^{*2, *3}							AN15							PPG11_0							P104							SCS72_0 ^{*2, *3}							AN16							PPG12_0							P105							SCS71_0 ^{*2, *3}							AN17							PPG13_0
Pin no.						Pin Name																																																																																																																																																																																	
64	80	100	120	144	176																																																																																																																																																																																		
-	48 ^{*1}	59	69	85	104	P100																																																																																																																																																																																	
						SCK7_0/																																																																																																																																																																																	
						SCL7 ^{*3}																																																																																																																																																																																	
						AN12																																																																																																																																																																																	
						PPG8_0																																																																																																																																																																																	
						P102																																																																																																																																																																																	
						SIN7_0 ^{*2, *3}																																																																																																																																																																																	
						AN14																																																																																																																																																																																	
						PPG10_0																																																																																																																																																																																	
						INT10_0																																																																																																																																																																																	
						P103																																																																																																																																																																																	
						SCS73_0 ^{*2, *3}																																																																																																																																																																																	
						AN15																																																																																																																																																																																	
						PPG11_0																																																																																																																																																																																	
						P104																																																																																																																																																																																	
						SCS72_0 ^{*2, *3}																																																																																																																																																																																	
						AN16																																																																																																																																																																																	
						PPG12_0																																																																																																																																																																																	
						P105																																																																																																																																																																																	
						SCS71_0 ^{*2, *3}																																																																																																																																																																																	
						AN17																																																																																																																																																																																	
						PPG13_0																																																																																																																																																																																	