



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	44
Program Memory Size	832KB (832K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	104K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 26x12b; D/A 1x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f525bscpmc1-gte1

Product lineup comparison 144 pins

	MB91F522K	MB91F523K	MB91F524K	MB91F525K	MB91F526K
System Clock	On chip PLL Clock multiple method				
Minimum instruction execution time	12.5ns (80MHz)				
Flash Capacity (Program)	(256+64)KB	(384+64)KB	(512+64)KB	(768+64)KB	(1024+64)KB
Flash Capacity (Data)	64KB				
RAM Capacity	(48+8)KB	(64+8)KB	(96+8)KB	(128+8)KB	
External BUS I/F (22address/16data/4cs)	Yes				
DMA Transfer	16ch				
16-bit Base Timer	2ch				
Free-run Timer	16bit×3ch, 32bit×3ch				
Input capture	16bit×4ch, 32bit×6ch				
Output Compare	16bit×6ch, 32bit×6ch				
16-bit Reload Timer	8ch				
PPG	16bit×44ch				
Up/down Counter	2ch				
Clock Supervisor	Yes				
External Interrupt	8ch×2units				
A/D converter	12bit×32ch (1unit), 12bit×16ch (1unit)				
D/A converter (8bit)	2ch				
Multi-Function Serial Interface	12ch ^{*1}				
CAN	64msg×2ch/128msg×1ch				
Hardware Watchdog Timer	Yes				
CRC Formation	Yes				
Low-voltage detection reset	Yes				
Flash Security	Yes				
ECC Flash/WorkFlash	Yes				
ECC RAM	Yes				
Memory Protection Function (MPU)	Yes				
Floating point arithmetic (FPU)	Yes				
Real Time Clock (RTC)	Yes				
General-purpose port (#GPIOs)	120 ports				
SSCG	Yes				
Sub clock	Yes				
CR oscillator	Yes				
NMI request function	Yes				
OCD (On Chip Debug)	Yes				
TPU (Timing Protection Unit)	Yes				
Key code register	Yes				
Waveform generator	6ch				
Operation guaranteed temperature (T _A)	-40°C to +125°C				
Power supply	2.7V to 5.5V ^{*2}				
Package	LQS144, LQN144				


*1: Only channel 3 and channel 4 support the I²C (fast mode/standard mode).

Only channel 5, channel 6, channel 7, channel 8, channel 10 and channel 11 support the I²C (standard mode).

*2: The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.

Pin no.						Pin Name	Polarity	I/O circuit types*8	Function*9
64	80	100	120	144	176				
-	-	-	-	64	80	P080	-	A	General-purpose I/O port
						SCS52_0	-		Serial chip select 52 output (0)
						PPG0_0	-		PPG ch.0 output (0)
29	37	46	56	65	81	P081	-	G	General-purpose I/O port
						SOT5_0/ SDA5	-		Multi-function serial ch.5 serial data output (0)/I ² C bus serial data I/O
						AN0	-		ADC analog 0 input
						PPG1_0	-		PPG ch.1 output (0)
30	38	47	57	66	82	P082	-	G	General-purpose I/O port
						SIN5_0	-		Multi-function serial ch.5 serial data input (0)
						AN1	-		ADC analog 1 input
						PPG2_0	-		PPG ch.2 output (0)
-	-	-	-	67	83	P083	-	B	General-purpose I/O port
						SCS50_0	-		Serial chip select 50 I/O (0)
						AN2	-		ADC analog 2 input
						PPG3_0	-		PPG ch.3 output (0)
-	-	-	-	68	84	P084	-	B	General-purpose I/O port
						SCS51_0	-		Serial chip select 51 output (0)
						AN3	-		ADC analog 3 input
						PPG4_0	-		PPG ch.4 output (0)
-	-	-	-	69	85	P085	-	A	General-purpose I/O port
						PPG5_0	-		PPG ch.5 output (0)
-	-	48	58	70	86	P086	-	C	General-purpose I/O port
						DAO1	-		DAC analog 1 output
						PPG6_0	-		PPG ch.6 output (0)
31	39	49	59	71	87	P087	-	C	General-purpose I/O port
						DAO0	-		DAC analog 0 output
						PPG7_0	-		PPG ch.7 output (0)
						INT8_0	-		INT8 External interrupt input (0)
-	-	-	-	-	90	P190	-	A	General-purpose I/O port
						TIN0_1	-		Reload timer ch.0 event input (1)
-	-	-	-	-	91	P191	-	A	General-purpose I/O port
						TIN1_1	-		Reload timer ch.1 event input (1)
-	-	-	-	74	92	P090	-	B	General-purpose I/O port
						AN4	-		ADC analog 4 input
						ICU0_0	-		Input capture ch.0 input (0)
						TIN2_1	-		Reload timer ch.2 event input (1)
-	-	-	-	75	93	P091	-	B	General-purpose I/O port
						AN5	-		ADC analog 5 input
						PPG41_1	-		PPG ch.41 output (1)
						ICU1_0	-		Input capture ch.1 input (0)
						TIN3_1	-		Reload timer ch.3 event input (1)

MB91F522L, MB91F523L, MB91F524L, MB91F525L, MB91F526L



Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
0001F8 _H	TMRLRA6 [R/W] H XXXXXXXX XXXXXXXX		TMR6 [R] H XXXXXXXX XXXXXXXX		Reload Timer 6
0001FC _H	TMRLRB6 [R/W] H XXXXXXXX XXXXXXXX		TMCSR6 [R/W] B, H,W 00000000 0-000000		
000200 _H to 000238 _H	—	—	—	—	Reserved
00023C _H	DACR0 [R/W] B,H,W -----0	DADR0 [R/W] B,H,W XXXXXXXX	DACR1 [R/W] B,H,W -----0	DADR1 [R/W] B,H,W XXXXXXXX	DA Converter
000240 _H	CPCLR3 [R/W] W 11111111 11111111 11111111 11111111				Free-run Timer 3 32-bit FRT
000244 _H	TCDT3 [R/W] W 00000000 00000000 00000000 00000000				
000248 _H	TCCSH3 [R/W] B,H,W 0-----00	TCCSL3 [R/W] B,H,W -1-00000	—	—	
00024C _H	CPCLR4 [R/W] W 11111111 11111111 11111111 11111111				Free-run Timer 4 32-bit FRT
000250 _H	TCDT4 [R/W] W 00000000 00000000 00000000 00000000				
000254 _H	TCCSH4 [R/W] B,H,W 0-----00	TCCSL4 [R/W] B,H,W -1-00000	—	—	
000258 _H to 0002C0 _H	—	—	—	—	Reserved
0002C4 _H to 0002FC _H	—	—	—	—	Reserved
000300 _H to 00030C _H	—	—	—	—	Reserved
000310 _H	—	—	MPUCR [R/W] H 000000-0 ----0100		MPU [S] (Only CPU core can access this area)
000314 _H	—	—	—	—	
000318 _H	—				
00031C _H	—	—	—		
000320 _H	DPVAR [R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000324 _H	—	—	DPVSR [R/W] H ----- 00000--0		

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
00049C _H	IORR12 [R/W] B,H,W -0000000	IORR13 [R/W] B,H,W -0000000	IORR14 [R/W] B,H,W -0000000	IORR15 [R/W] B,H,W -0000000	DMA request by peripheral [S]
0004A0 _H	—	—	—	—	Reserved
0004A4 _H	CANPRE [R/W] B,H,W ---00000	—	—	—	CAN prescaler
0004A8 _H	—	—	CSCFG[R/W]B,H,W ---0---	CMCFG[R/W]B,H,W 00000000	Clock monitor control register
0004AC _H	ADERH0[R/W] B,H 11111111 11111111		ADERL0[R/W] B,H 11111111 11111111		Analog input control register 0
0004B0 _H	—		ADERL1[R/W] B,H 11111111 11111111		Analog input control register 1
0004B4 _H	—	—	—	—	Reserved
0004B8 _H	CUCR0 [R/W] B,H,W ----- ---0--00		CUTD0 [R/W] B,H,W 10000000 00000000		RTC/WDT1 calibration
0004BC _H	CUTR0 [R] B,H,W ----- 00000000 00000000 00000000				
0004C0 _H	—	—	—	—	
0004C4 _H	CUCR1 [R/W] B,H,W ----- ---0--00		CUTD1 [R/W] B,H,W 11000011 01010000		
0004C8 _H	CUTR1 [R] B,H,W ----- 00000000 00000000 00000000				
0004CC _H to 00050C _H	—	—	—	—	Reserved
000510 _H	CSELR [R/W] B,H,W 001---00	CMONR [R] B,H,W 001---00	MTMCR [R/W] B,H,W 00001111	STMCR [R/W] B,H,W 0000-111	Clock Control [S]
000514 _H	PLLCR [R/W] B,H,W ----- 11110000		CSTBR [R/W] B,H,W -0000000	PTMCR [R/W] B,H,W 00-----	
000518 _H	—	—	CPUAR [R/W] B,H,W 0---XXX	—	Reset Control [S]
00051C _H	—	—	—	—	Reserved [S]
000520 _H	CCPSSELR [R/W] B,H,W -----0	—	—	CCPSDIVR [R/W] B,H,W -000-000	Clock Control 2 [S]
000524 _H	—	CCPLLFBR [R/W] B,H,W -0000000	CCSSFBR0 [R/W] B,H,W --000000	CCSSFBR1 [R/W] B,H,W ---00000	
000528 _H	—	CCSSCCR0 [R/W] B,H,W ----0000	CCSSCCR1 [R/W] H,W 000-----		

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
000BF8 _H	—	—	MBR [R/W] B,H,W 00----- XXXXXXXX		OCDU
000BFC _H	—	—	UER [W] B,H,W -----X		
000C00 _H	DCCR0 [R/W] W 0---000 --00--00 00000000 0-000000				DMA Controller [S]
000C04 _H	DCSR0 [R/W] H 0-----000		DTCR0 [R/W] H 00000000 00000000		
000C08 _H	DSAR0 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C0C _H	DDAR0 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C10 _H	DCCR1 [R/W] W 0---000 --00--00 00000000 0-000000				
000C14 _H	DCSR1 [R/W] H 0-----000		DTCR1 [R/W] H 00000000 00000000		
000C18 _H	DSAR1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C1C _H	DDAR1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C20 _H	DCCR2 [R/W] W 0---000 --00--00 00000000 0-000000				
000C24 _H	DCSR2 [R/W] H 0-----000		DTCR2 [R/W] H 00000000 00000000		
000C28 _H	DSAR2 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C2C _H	DDAR2 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C30 _H	DCCR3 [R/W] W 0---000 --00--00 00000000 0-000000				
000C34 _H	DCSR3 [R/W] H 0-----000		DTCR3 [R/W] H 00000000 00000000		
000C38 _H	DSAR3 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C3C _H	DDAR3 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C40 _H	DCCR4 [R/W] W 0---000 --00--00 00000000 0-000000				
000C44 _H	DCSR4 [R/W] H 0-----000		DTCR4 [R/W] H 00000000 00000000		
000C48 _H	DSAR4 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
00125C _H	OCCPB4/OCCP4 [R/W] H,W 00000000 00000000		OCCPB5/OCCP5 [R/W] H,W 00000000 00000000		16-bit Output compare 4/5
001260 _H	OCS45 [R/W] B,H,W -110--00 00001100		—	OCMOD45 [R/W] B,H,W -----00	
001264 _H to 001278 _H	—	—	—	—	Reserved
00127C _H	IPCP0 [R] H,W 00000000 00000000		IPCP1 [R] H,W 00000000 00000000		16-bit Input capture 0/1
001280 _H	ICS01 [R/W] B,H,W -----00 00000000		—	LSYNS [R/W] B,H,W ----0000	
001284 _H	IPCP2 [R] H,W 00000000 00000000		IPCP3 [R] H,W 00000000 00000000		16-bit Input capture 2/3
001288 _H	ICS23 [R/W] B,H,W -----00 00000000		—	—	
00128C _H to 001298 _H	—	—	—	—	Reserved
00129C _H	—	—	—	—	Reserved
0012A0 _H	TMRR0 [R/W] H,W 00000000 00000001		TMRR1 [R/W] H,W 00000000 00000001		Waveform generator 0/1/2
0012A4 _H	TMRR2 [R/W] H,W 00000000 00000001		—	—	
0012A8 _H	DTSCR0 [R/W] B,H,W 00000000	DTSCR1 [R/W] B,H,W 00000000	DTSCR2 [R/W] B,H,W 00000000	—	
0012AC _H	—	DTIR0 [R/W] B,H,W 000000--	—	DTMNS0 [R/W] B,H,W 00---000	
0012B0 _H	—	SIGCR10 [R/W] B,H,W 00000000	—	SIGCR20 [R/W] B,H,W 000000-1	
0012B4 _H	PICS0 [R/W] B,H,W 000000-- -----				
0012B8 _H to 0012CC _H	—	—	—	—	Reserved
0012D0 _H	FRS5 [R/W] B,H,W --00--00 --00--00 --00--00 --00--00				16-bit Free-run timer selection A/D activation compare

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
0012D4 _H	FRS6 [R/W] B,H,W --00--00 --00--00 --00--00 --00--00				16-bit Free-run timer selection A/D activation compare
0012D8 _H	FRS7 [R/W] B,H,W --00--00 --00--00 --00--00 --00--00				
0012DC _H to 0012FC _H	—	—	—	—	Reserved
001300 _H	—				Reserved
001304 _H	ADTSS0[R/W] B,H,W -----0	—	—	—	12-bit A/D converter 1/2 unit
001308 _H	ADTSE0[R/W] B,H,W 00000000 00000000 00000000 00000000				
00130C _H	ADCOMP0/ADCOMPB0[R/W] H,W 00000000 00000000		ADCOMP1/ADCOMPB1[R/W] H,W 00000000 00000000		12-bit A/D converter 1/2 unit
001310 _H	ADCOMP2/ADCOMPB2[R/W] H,W 00000000 00000000		ADCOMP3/ADCOMPB3[R/W] H,W 00000000 00000000		
001314 _H	ADCOMP4/ADCOMPB4[R/W] H,W 00000000 00000000		ADCOMP5/ADCOMPB5[R/W] H,W 00000000 00000000		
001318 _H	ADCOMP6/ADCOMPB6[R/W] H,W 00000000 00000000		ADCOMP7/ADCOMPB7[R/W] H,W 00000000 00000000		
00131C _H	ADCOMP8/ADCOMPB8[R/W] H,W 00000000 00000000		ADCOMP9/ADCOMPB9[R/W] H,W 00000000 00000000		
001320 _H	ADCOMP10/ADCOMPB10[R/W] H,W 00000000 00000000		ADCOMP11/ADCOMPB11[R/W] H,W 00000000 00000000		
001324 _H	ADCOMP12/ADCOMPB12[R/W] H,W 00000000 00000000		ADCOMP13/ADCOMPB13[R/W] H,W 00000000 00000000		
001328 _H	ADCOMP14/ADCOMPB14[R/W] H,W 00000000 00000000		ADCOMP15/ADCOMPB15[R/W] H,W 00000000 00000000		
00132C _H	ADCOMP16/ADCOMPB16[R/W] H,W 00000000 00000000		ADCOMP17/ADCOMPB17[R/W] H,W 00000000 00000000		
001330 _H	ADCOMP18/ADCOMPB18[R/W] H,W 00000000 00000000		ADCOMP19/ADCOMPB19[R/W] H,W 00000000 00000000		
001334 _H	ADCOMP20/ADCOMPB20[R/W] H,W 00000000 00000000		ADCOMP21/ADCOMPB21[R/W] H,W 00000000 00000000		
001338 _H	ADCOMP22/ADCOMPB22[R/W] H,W 00000000 00000000		ADCOMP23/ADCOMPB23[R/W] H,W 00000000 00000000		
00133C _H	ADCOMP24/ADCOMPB24[R/W] H,W 00000000 00000000		ADCOMP25/ADCOMPB25[R/W] H,W 00000000 00000000		
001340 _H	ADCOMP26/ADCOMPB26[R/W] H,W 00000000 00000000		ADCOMP27/ADCOMPB27[R/W] H,W 00000000 00000000		

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001790 _H	—/(TBYTE31)/ (LAMESR1) [R/W] B,H,W ----- *3	—/(TBYTE21)/ (LAMERT1) [R/W] B,H,W ----- *3	—/(TBYTE11)/ (LAMIER1) [R/W] B,H,W ----- *3	TBYTE01/(LAMRID1) / (LAMTID1) [R/W] B,H,W 00000000	Multi-UART1 *3: Reserved because CSIO mode is not set immediately after reset. *4: Reserved because LIN2.1 mode is not set immediately after reset.
001794 _H	BGR1[R/W] H,W 00000000 00000000		—/(ISMK1)[R/W] B,H,W ----- *2	—/(ISBA1)[R/W] B,H,W ----- *2	
001798 _H	FCR11[R/W] B,H,W ---00100	FCR01[R/W] B,H,W -0000000	FBYTE1[R/W] B,H,W 00000000 00000000		
00179C _H	FTICR1[R/W] B,H,W 00000000 00000000		—	—	
0017A0 _H	SCR2/(IBCR2)[R/W] B,H,W 0--00000	SMR2[R/W] B,H,W 000-00-0	SSR2[R/W] B,H,W 0-000011	ESCR2/(IBSR2)[R/W]] B,H,W 00000000	Multi-UART2 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I ² C mode is not set immediately after reset. *3: Reserved because CSIO mode is not set immediately after reset. *4: Reserved because LIN2.1 mode is not set immediately after reset.
0017A4 _H	—/(RDR12/(TDR12))[R/W] B,H,W ----- *3		RDR02/(TDR02)[R/W] B,H,W -----0 00000000 *1		
0017A8 _H	SACSR2[R/W] B,H,W 0---000 00000000		STMR2[R] B,H,W 00000000 00000000		
0017AC _H	STMCR2[R/W] B,H,W 00000000 00000000		—/(SCSCR2/SFUR2)[R/W] B,H,W ----- *3 *4		
0017B0 _H	—/(SCSTR32)/ (LAMSR2) [R/W] B,H,W ----- *3	—/(SCSTR22)/ (LAMCR2) [R/W] B,H,W ----- *3	—/(SCSTR12)/ (SFLR12) [R/W] B,H,W ----- *3	—/(SCSTR02)/ (SFLR02) [R/W] B,H,W ----- *3	
0017B4 _H	—	—/(SCSFR22) [R/W] B,H,W ----- *3	—/(SCSFR12) [R/W] B,H,W ----- *3	—/(SCSFR02) [R/W] B,H,W ----- *3	
0017B8 _H	—/(TBYTE32)/ (LAMESR2) [R/W] B,H,W ----- *3	—/(TBYTE22)/ (LAMERT2) [R/W] B,H,W ----- *3	—/(TBYTE12)/ (LAMIER2) [R/W] B,H,W ----- *3	TBYTE02/(LAMRID2) / (LAMTID2) [R/W] B,H,W 00000000	
0017BC _H	BGR2[R/W] H, W 00000000 00000000		—/(ISMK2)[R/W] B,H,W ----- *2	—/(ISBA2)[R/W] B,H,W ----- *2	
0017C0 _H	FCR12[R/W] B,H,W ---00100	FCR02[R/W] B,H,W -0000000	FBYTE2[R/W] B,H,W 00000000 00000000		Multi-UART2
0017C4 _H	FTICR2[R/W] B,H,W 00000000 00000000		—	—	


Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexadecimal				
Multi-function serial interface ch.3 (transmission completed)	27	1B	ICR11	390 _H	000FFF90 _H	11
Multi-function serial interface ch.4 (reception completed)	28	1C	ICR12	38C _H	000FFF8C _H	12* ¹
Multi-function serial interface ch.4 (status)						
Multi-function serial interface ch.4 (transmission completed)	29	1D	ICR13	388 _H	000FFF88 _H	13
Multi-function serial interface ch.5 (reception completed)	30	1E	ICR14	384 _H	000FFF84 _H	14* ¹
Multi-function serial interface ch.5 (status)						
Multi-function serial interface ch.5 (transmission completed)	31	1F	ICR15	380 _H	000FFF80 _H	15
Multi-function serial interface ch.6 (reception completed)	32	20	ICR16	37C _H	000FFF7C _H	16* ¹
Multi-function serial interface ch.6 (status)						
Multi-function serial interface ch.6 (transmission completed)	33	21	ICR17	378 _H	000FFF78 _H	17
CAN0	34	22	ICR18	374 _H	000FFF74 _H	-
CAN1	35	23	ICR19	370 _H	000FFF70 _H	-
RAM diagnosis end						
RAM initialization completion						
Error generation during RAM diagnosis						
Backup RAM diagnosis end						
Backup RAM initialization completion						
Error generation during Backup RAM diagnosis						
CAN2	36	24	ICR20	36C _H	000FFF6C _H	-
Up/down counter 0						
Up/down counter 1						
Real time clock	37	25	ICR21	368 _H	000FFF68 _H	-
Multi-function serial interface ch.7 (reception completed)	38	26	ICR22	364 _H	000FFF64 _H	22* ¹
Multi-function serial interface ch.7 (status)						
16-bit Free-run timer 0 (0 detection) / (compare clear)	39	27	ICR23	360 _H	000FFF60 _H	23
Multi-function serial interface ch.7 (transmission completed)						
PPG 0/1/10/11/20/21/30/31	40	28	ICR24	35C _H	000FFF5C _H	24* ³
16-bit Free-run timer 1 (0 detection) / (compare clear)						
PPG 2/3/12/13/22/23/32/33/43	41	29	ICR25	358 _H	000FFF58 _H	25* ³
16-bit Free-run timer 2 (0 detection) / (compare clear)						
PPG 4/5/14/15/24/25/35/44	42	2A	ICR26	354 _H	000FFF54 _H	26* ³
PPG 6/7/16/17/26/27/37	43	2B	ICR27	350 _H	000FFF50 _H	27* ³
PPG 8/9/18/19/28/29	44	2C	ICR28	34C _H	000FFF4C _H	28* ³

*8: It is a standard when four-layer substrate is used.

*9: Corresponding pins: General-purpose ports other than those of P103, P104, P105 and P106.

*10: Corresponding pins: General-purpose ports of P103, P104, P105 and P106.

Sample Recommended Circuit



<WARNING>

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

Recommended operating conditions

(V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V _{CC} , AV _{CC}	4.5	5.5	V	Recommended operation guarantee range (When 5.0V is used)
		3.0	3.6	V	Recommended operation guarantee range (When 3.3V is used)
		2.7	5.5	V	Operation guarantee range ^{*1}
Smoothing capacitor ^{*2}	C _S	4.7 (tolerance within ±50%)		μF	Use a ceramic capacitor or a capacitor that has the similar frequency characteristics. Use a capacitor with a capacitance greater than C _S as the smoothing capacitor on the VCC pin.
Operating temperature	T _A	-40	+105	°C	
		-40	+125	°C	*3

*1: When it is used outside recommended operation guarantee range (range of the operation guarantee), contact your sales representative.

The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the

AC Characteristics

(1) Main Clock Timing


(T_A: -40°C to +125°C, V_{CC}=AV_{CC}=5.0V ± 10%/V_{CC}=AV_{CC}=3.3V±0.3V, V_{SS}=AV_{SS}=0.0V)


Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Source oscillation clock frequency	F _C	X0, X1	-	-	4	16	MHz	
Source oscillation clock cycle time	t _{CYL}	X0, X1		62.5	250	-	ns	
Internal operating clock frequency ^{*1}	F _{CP}	-		2	-	80	MHz	CPU clock
	F _{CPP}			1		40		Peripheral bus clock
	F _{CPT}			1		40		External bus clock (When V _{CC} =5.0V is used) ^{*2}
				1		32		External bus clock (When V _{CC} =3.3V is used)
Internal operating clock cycle time ^{*1}	t _{CP}	-		12.5	-	500	ns	CPU clock
	t _{CPP}			25		1000		Peripheral bus clock
	t _{CPT}			25		1000		External bus clock (When V _{CC} =5.0V is used)
				31.25		1000		External bus clock (When V _{CC} =3.3V is used)
CAN PLL jitter (during lock)	t _{PJ}	-	-10	-	10	ns	F _{CP} =80MHz (4MHz×Multiplied by 20)	
Built-in CR oscillation frequency	F _{CCR}	-	50	100	150	kHz		

*1: The maximum / minimum value is defined when using the main clock and PLL clock.


*2: Please use it with external load capacity 12pF or less for V_{CC}=3.3V±0.3V (40MHz operation).

• X0,X1 clock timing








When Serial chip select is used , Serial clock output mark level "L",
Serial chip select Inactive level "H"
Internal shift clock mode



When Serial chip select is used , Serial clock output mark level "L",
Serial chip select Inactive level "H"
External shift clock mode





When Serial chip select is used , Serial clock output mark level "L",
Serial chip select Inactive level "L"
Master mode, Example of switching clock by round operation (x,y=0,1,2,3)

A/D Converter

(1) 12-bit A/D Converter Electrical Characteristics

 (T_A: -40°C to +125°C, V_{CC}=AV_{CC}=5.0V ± 10%/V_{CC}= AV_{CC}=3.3V±0.3V, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	12	bit	
Total error	-	-	-	-	±12	LSB	
Linearity error	-	-	-	-	± 4.0	LSB	
Differential linearity error	-	-	-	-	± 1.9	LSB	
Zero transition voltage	V _{OT}	AN0 to AN47	AVRL-11.5LSB	-	AVRL+12.5LSB	V	1LSB= (V _{FST} -V _{OT})/4094
Full-scale transition voltage	V _{FST}	AN0 to AN47	AVRH-13.5LSB	-	AVRH+10.5LSB	V	
Sampling time	t _{SMP}	-	0.7	-	-	μs	*1
Compare time	t _{CMP}	-	0.7	-	-	μs	*1
A/D conversion time	t _{CNV}	-	1.4	-	-	μs	*1
Analog port input current	I _{AIN}	AN0 to AN47	-1.0	-	+1.0	μA	V _{AVSS} ≤ V _{AIN} ≤ V _{AVCC}
Analog input voltage	V _{AIN}	AN0 to AN47	AVRL	-	AVRH	V	
Reference voltage	AVRH	AVRH	3.0	-	5.5	V	
	AVRL	AVSS/AVRL	-	0.0	-	V	
Power supply current	I _A	AVCC*3	-	0.47	0.63	mA	Per unit T _A : +105°C
			-	0.47	0.7	mA	Per unit T _A : +125°C
	I _{AH}	AVRH	-	-	2.5	μA	*2
	I _R		-	1	1.96	mA	Per unit
	I _{RH}		-	-	1.6	μA	*2
Variation between channels	-	AN0 to AN47	-	-	4	LSB	

*1: Time for each channel.

 *2: Power supply current (V_{CC} = AV_{CC} = 5.0 V) is specified if A/D converter is not operating and CPU is stopped.

*3: The power supply current described only current value on A/D converter.

 The total AV_{CC} current value must be calculated the power supply current for A/D converter and D/A converter.

(Note) Please use the clock of 0.5MHz-20MHz for the output clock of A/D converter to guarantee accuracy.

Part number	Sub clock	CSV Initial value	LVD Initial value	Package*
MB91F526BWDPMC1	Yes	ON	ON	LQD • 64 pin, Plastic
MB91F526BJDPMC1		OFF	ON	
MB91F525BWDPMC1		ON	ON	
MB91F525BJDPMC1		OFF	ON	
MB91F524BWDPMC1		ON	ON	
MB91F524BJDPMC1		OFF	ON	
MB91F523BWDPMC1		ON	ON	
MB91F523BJDPMC1		OFF	ON	
MB91F522BWDPMC1		ON	ON	
MB91F522BJDPMC1		OFF	ON	
MB91F526BSDPMC1	None	ON	ON	
MB91F526BHDPHC1		OFF	ON	
MB91F525BSDPMC1		ON	ON	
MB91F525BHDPHC1		OFF	ON	
MB91F524BSDPMC1		ON	ON	
MB91F524BHDPHC1		OFF	ON	
MB91F523BSDPMC1		ON	ON	
MB91F523BHDPHC1		OFF	ON	
MB91F522BSDPMC1		ON	ON	
MB91F522BHDPHC1		OFF	ON	

*: For details of the package, see "■ PACKAGE DIMENSIONS".

Page	Section	Change Results																																																																																																		
15	■ Pin Assignment MB91F52xF	Signals indicated by the shading below deleted in Figure.																																																																																																		
		(Error) - Bottom <table><tr><td>49</td><td>P087/DA00/PG7_0/INT8_0</td><td>50</td><td>VCC</td></tr><tr><td>48</td><td>P086/DA01/PG6_0</td><td>49</td><td>P087/DA00/PG7_0/INT8_0</td></tr><tr><td>47</td><td>P082/SIN5_0/ANI/PG2_0</td><td>48</td><td>P086/DA01/PG6_0</td></tr><tr><td>46</td><td>P081/SOT5_0/SDA5/ANO/PG1_0</td><td>47</td><td>P082/SIN5_0/ANI/PG2_0</td></tr><tr><td>45</td><td>P153/SCK5_0/SC15/AN32/FRCK1_1/INT4_1</td><td>46</td><td>P081/SOT5_0/SDA5/ANO/PG1_0</td></tr><tr><td>44</td><td>P152/SCS53_0</td><td>45</td><td>P153/SCK5_0/SC15/AN32/FRCK1_1/INT4_1</td></tr><tr><td>43</td><td>P073/SOT4_0/SDA4/AN33/ICU3_2</td><td>44</td><td>P152/SCS53_0</td></tr><tr><td>42</td><td>P072/SIN4_0/AN34/ICU2_2/INT5_0</td><td>43</td><td>P073/AN33/ICU3_2</td></tr><tr><td>41</td><td>P071/SCK4_2/AN35/ICU1_2/MONCLK</td><td>42</td><td>P072/SIN4_0/AN34/ICU2_2/INT5_0</td></tr><tr><td>40</td><td>P070/ICU0_2</td><td>41</td><td>P071/SCK4_2/AN35/ICU1_2/MONCLK</td></tr><tr><td>39</td><td>P067/AN36/FRCK5_0/AIN0_1</td><td>40</td><td>P070/ICU0_2</td></tr><tr><td>38</td><td>P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1</td><td>39</td><td>P067/AN36/FRCK5_0/AIN0_1</td></tr><tr><td>37</td><td>P065/SCS43_0/FRCK3_0/ZIN0_1/PG44_1</td><td>38</td><td>P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1</td></tr><tr><td>36</td><td>P064/SCS42_0/AN38/FRCK2_0/AIN1_1/PG43_1</td><td>37</td><td>P065/SCS43_0/FRCK3_0/ZIN0_1/PG44_1</td></tr><tr><td>35</td><td>P063/SCS41_0/AN39/PG5_1/FRCK1_0/BIN1_1</td><td>36</td><td>P064/SCS42_0/AN38/FRCK2_0/AIN1_1/PG43_1</td></tr><tr><td>34</td><td>P062/SCS10_1/SCS40_0/AN40/PG4_1/FRCK0_0/TOT7_1/ZIN1_1</td><td>35</td><td>P063/SCS41_0/AN39/PG5_1/FRCK1_0/BIN1_1</td></tr><tr><td>33</td><td>P061/SOT10_1/AN41/ICU6_0/PG3_1/ICU3_1/TOT6_1/INT13_1</td><td>34</td><td>P062/SCS10_1/SCS40_0/AN40/PG4_1/FRCK0_0/TOT7_1/ZIN1_1</td></tr><tr><td>32</td><td>P060/SCS10_0/PG2_1/ICU2_1/TOT5_1/INT13_0</td><td>33</td><td>P061/SOT10_1/AN41/ICU6_0/PG3_1/ICU3_1/TOT6_1/INT13_1</td></tr><tr><td>31</td><td>AVSSI/AVRL1</td><td>32</td><td>P060/SCS10_0/PG2_1/ICU2_1/TOT5_1/INT13_0</td></tr><tr><td>30</td><td>AVRHI</td><td>31</td><td>AVSSI/AVRL1</td></tr><tr><td>29</td><td>P057/SCK10_1/AN42/ICU8_0/TRG0_2/PG1_1/ICU1_1/TIN6_1</td><td>30</td><td>AVRHI</td></tr><tr><td>28</td><td>AVCCI</td><td>29</td><td>P057/SCK10_1/AN42/ICU8_0/TRG0_2/PG1_1/ICU1_1/TIN6_1</td></tr><tr><td>27</td><td>P055/SIN10_0/AN43/PG37_0/TIN4_1</td><td>28</td><td>AVCCI</td></tr><tr><td>26</td><td>VSS</td><td>27</td><td>P055/SIN10_0/AN43/PG37_0/TIN4_1</td></tr><tr><td></td><td></td><td>26</td><td>VSS</td></tr></table>	49	P087/DA00/PG7_0/INT8_0	50	VCC	48	P086/DA01/PG6_0	49	P087/DA00/PG7_0/INT8_0	47	P082/SIN5_0/ANI/PG2_0	48	P086/DA01/PG6_0	46	P081/SOT5_0/SDA5/ANO/PG1_0	47	P082/SIN5_0/ANI/PG2_0	45	P153/SCK5_0/SC15/AN32/FRCK1_1/INT4_1	46	P081/SOT5_0/SDA5/ANO/PG1_0	44	P152/SCS53_0	45	P153/SCK5_0/SC15/AN32/FRCK1_1/INT4_1	43	P073/SOT4_0/SDA4/AN33/ICU3_2	44	P152/SCS53_0	42	P072/SIN4_0/AN34/ICU2_2/INT5_0	43	P073/AN33/ICU3_2	41	P071/SCK4_2/AN35/ICU1_2/MONCLK	42	P072/SIN4_0/AN34/ICU2_2/INT5_0	40	P070/ICU0_2	41	P071/SCK4_2/AN35/ICU1_2/MONCLK	39	P067/AN36/FRCK5_0/AIN0_1	40	P070/ICU0_2	38	P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1	39	P067/AN36/FRCK5_0/AIN0_1	37	P065/SCS43_0/FRCK3_0/ZIN0_1/PG44_1	38	P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1	36	P064/SCS42_0/AN38/FRCK2_0/AIN1_1/PG43_1	37	P065/SCS43_0/FRCK3_0/ZIN0_1/PG44_1	35	P063/SCS41_0/AN39/PG5_1/FRCK1_0/BIN1_1	36	P064/SCS42_0/AN38/FRCK2_0/AIN1_1/PG43_1	34	P062/SCS10_1/SCS40_0/AN40/PG4_1/FRCK0_0/TOT7_1/ZIN1_1	35	P063/SCS41_0/AN39/PG5_1/FRCK1_0/BIN1_1	33	P061/SOT10_1/AN41/ICU6_0/PG3_1/ICU3_1/TOT6_1/INT13_1	34	P062/SCS10_1/SCS40_0/AN40/PG4_1/FRCK0_0/TOT7_1/ZIN1_1	32	P060/SCS10_0/PG2_1/ICU2_1/TOT5_1/INT13_0	33	P061/SOT10_1/AN41/ICU6_0/PG3_1/ICU3_1/TOT6_1/INT13_1	31	AVSSI/AVRL1	32	P060/SCS10_0/PG2_1/ICU2_1/TOT5_1/INT13_0	30	AVRHI	31	AVSSI/AVRL1	29	P057/SCK10_1/AN42/ICU8_0/TRG0_2/PG1_1/ICU1_1/TIN6_1	30	AVRHI	28	AVCCI	29	P057/SCK10_1/AN42/ICU8_0/TRG0_2/PG1_1/ICU1_1/TIN6_1	27	P055/SIN10_0/AN43/PG37_0/TIN4_1	28	AVCCI	26	VSS	27	P055/SIN10_0/AN43/PG37_0/TIN4_1		
49	P087/DA00/PG7_0/INT8_0	50	VCC																																																																																																	
48	P086/DA01/PG6_0	49	P087/DA00/PG7_0/INT8_0																																																																																																	
47	P082/SIN5_0/ANI/PG2_0	48	P086/DA01/PG6_0																																																																																																	
46	P081/SOT5_0/SDA5/ANO/PG1_0	47	P082/SIN5_0/ANI/PG2_0																																																																																																	
45	P153/SCK5_0/SC15/AN32/FRCK1_1/INT4_1	46	P081/SOT5_0/SDA5/ANO/PG1_0																																																																																																	
44	P152/SCS53_0	45	P153/SCK5_0/SC15/AN32/FRCK1_1/INT4_1																																																																																																	
43	P073/SOT4_0/SDA4/AN33/ICU3_2	44	P152/SCS53_0																																																																																																	
42	P072/SIN4_0/AN34/ICU2_2/INT5_0	43	P073/AN33/ICU3_2																																																																																																	
41	P071/SCK4_2/AN35/ICU1_2/MONCLK	42	P072/SIN4_0/AN34/ICU2_2/INT5_0																																																																																																	
40	P070/ICU0_2	41	P071/SCK4_2/AN35/ICU1_2/MONCLK																																																																																																	
39	P067/AN36/FRCK5_0/AIN0_1	40	P070/ICU0_2																																																																																																	
38	P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1	39	P067/AN36/FRCK5_0/AIN0_1																																																																																																	
37	P065/SCS43_0/FRCK3_0/ZIN0_1/PG44_1	38	P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1																																																																																																	
36	P064/SCS42_0/AN38/FRCK2_0/AIN1_1/PG43_1	37	P065/SCS43_0/FRCK3_0/ZIN0_1/PG44_1																																																																																																	
35	P063/SCS41_0/AN39/PG5_1/FRCK1_0/BIN1_1	36	P064/SCS42_0/AN38/FRCK2_0/AIN1_1/PG43_1																																																																																																	
34	P062/SCS10_1/SCS40_0/AN40/PG4_1/FRCK0_0/TOT7_1/ZIN1_1	35	P063/SCS41_0/AN39/PG5_1/FRCK1_0/BIN1_1																																																																																																	
33	P061/SOT10_1/AN41/ICU6_0/PG3_1/ICU3_1/TOT6_1/INT13_1	34	P062/SCS10_1/SCS40_0/AN40/PG4_1/FRCK0_0/TOT7_1/ZIN1_1																																																																																																	
32	P060/SCS10_0/PG2_1/ICU2_1/TOT5_1/INT13_0	33	P061/SOT10_1/AN41/ICU6_0/PG3_1/ICU3_1/TOT6_1/INT13_1																																																																																																	
31	AVSSI/AVRL1	32	P060/SCS10_0/PG2_1/ICU2_1/TOT5_1/INT13_0																																																																																																	
30	AVRHI	31	AVSSI/AVRL1																																																																																																	
29	P057/SCK10_1/AN42/ICU8_0/TRG0_2/PG1_1/ICU1_1/TIN6_1	30	AVRHI																																																																																																	
28	AVCCI	29	P057/SCK10_1/AN42/ICU8_0/TRG0_2/PG1_1/ICU1_1/TIN6_1																																																																																																	
27	P055/SIN10_0/AN43/PG37_0/TIN4_1	28	AVCCI																																																																																																	
26	VSS	27	P055/SIN10_0/AN43/PG37_0/TIN4_1																																																																																																	
		26	VSS																																																																																																	

Page	Section	Change Results														
24	■PIN Description	A List of "Pin Description" modified. (Error) <table><tr><td>Function^{*2}</td></tr><tr><td>General-purpose I/O port</td></tr><tr><td>External Bus chip select 2 output pin(0)</td></tr><tr><td>Multi-function serial ch.10 serial data input pin(0)</td></tr><tr><td>ADC analog 43 input pin</td></tr><tr><td>PPG ch.37 output pin(0)</td></tr><tr><td>Reload timer ch.4 event input pin(1)</td></tr></table> (Correct) <table><tr><td>Function^{*9}</td></tr><tr><td>General-purpose I/O port</td></tr><tr><td>External Bus chip select 2 output pin</td></tr><tr><td>Multi-function serial ch.10 serial data input pin(0)</td></tr><tr><td>ADC analog 43 input pin</td></tr><tr><td>PPG ch.37 output pin(0)</td></tr><tr><td>Reload timer ch.4 event input pin(1)</td></tr></table>	Function ^{*2}	General-purpose I/O port	External Bus chip select 2 output pin(0)	Multi-function serial ch.10 serial data input pin(0)	ADC analog 43 input pin	PPG ch.37 output pin(0)	Reload timer ch.4 event input pin(1)	Function ^{*9}	General-purpose I/O port	External Bus chip select 2 output pin	Multi-function serial ch.10 serial data input pin(0)	ADC analog 43 input pin	PPG ch.37 output pin(0)	Reload timer ch.4 event input pin(1)
Function ^{*2}																
General-purpose I/O port																
External Bus chip select 2 output pin(0)																
Multi-function serial ch.10 serial data input pin(0)																
ADC analog 43 input pin																
PPG ch.37 output pin(0)																
Reload timer ch.4 event input pin(1)																
Function ^{*9}																
General-purpose I/O port																
External Bus chip select 2 output pin																
Multi-function serial ch.10 serial data input pin(0)																
ADC analog 43 input pin																
PPG ch.37 output pin(0)																
Reload timer ch.4 event input pin(1)																

Page	Section	Change Results																																																																												
25	■PIN Description	A List of "Pin Description" modified.																																																																												
		(Error)																																																																												
		<table><tr><th colspan="6">Pin no.</th><th rowspan="2">Pin Name</th></tr><tr><th>64</th><th>80</th><th>100</th><th>120</th><th>144</th><th>176</th></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>P057</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>RDY</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>SCK10_1</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>AN42</td></tr><tr><td>19</td><td>24</td><td>29</td><td>35</td><td>41</td><td>51</td><td>ICU8_0</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>TRG0_2</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>PPG1_1</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>ICU1_1</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>TIN6_1</td></tr></table>	Pin no.						Pin Name	64	80	100	120	144	176							P057							RDY							SCK10_1							AN42	19	24	29	35	41	51	ICU8_0							TRG0_2							PPG1_1							ICU1_1							TIN6_1
		Pin no.						Pin Name																																																																						
		64	80	100	120	144	176																																																																							
								P057																																																																						
								RDY																																																																						
								SCK10_1																																																																						
								AN42																																																																						
		19	24	29	35	41	51	ICU8_0																																																																						
						TRG0_2																																																																								
						PPG1_1																																																																								
						ICU1_1																																																																								
						TIN6_1																																																																								
(Correct)																																																																														
<table><tr><th colspan="6">Pin no.</th><th rowspan="2">Pin Name</th></tr><tr><th>64</th><th>80</th><th>100</th><th>120</th><th>144</th><th>176</th></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>P057</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>RDY^{*2, *3, *4, *5}</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>SCK10_1</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>AN42</td></tr><tr><td>19^{*1}</td><td>24^{*1}</td><td>29^{*1}</td><td>35^{*1}</td><td>41</td><td>51</td><td>ICU8_0</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>TRG0_2</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>PPG1_1</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>ICU1_1</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>TIN6_1</td></tr></table>	Pin no.						Pin Name	64	80	100	120	144	176							P057							RDY ^{*2, *3, *4, *5}							SCK10_1							AN42	19 ^{*1}	24 ^{*1}	29 ^{*1}	35 ^{*1}	41	51	ICU8_0							TRG0_2							PPG1_1							ICU1_1							TIN6_1		
Pin no.						Pin Name																																																																								
64	80	100	120	144	176																																																																									
						P057																																																																								
						RDY ^{*2, *3, *4, *5}																																																																								
						SCK10_1																																																																								
						AN42																																																																								
19 ^{*1}	24 ^{*1}	29 ^{*1}	35 ^{*1}	41	51	ICU8_0																																																																								
						TRG0_2																																																																								
						PPG1_1																																																																								
						ICU1_1																																																																								
						TIN6_1																																																																								
27	■PIN Description	A List of "Pin Description" modified.																																																																												
		(Error)																																																																												
		<table><tr><th colspan="6">Pin no.</th><th rowspan="2">Pin Name</th></tr><tr><th>64</th><th>80</th><th>100</th><th>120</th><th>144</th><th>176</th></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>P073</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>SOT4_0/ SDA4</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>AN33</td></tr><tr><td>-</td><td>35</td><td>43</td><td>49</td><td>57</td><td>71</td><td>ICU3_2</td></tr></table>	Pin no.						Pin Name	64	80	100	120	144	176														P073							SOT4_0/ SDA4							AN33	-	35	43	49	57	71	ICU3_2																												
		Pin no.						Pin Name																																																																						
		64	80	100	120	144	176																																																																							
								P073																																																																						
								SOT4_0/ SDA4																																																																						
								AN33																																																																						
		-	35	43	49	57	71	ICU3_2																																																																						
(Correct)																																																																														
<table><tr><th colspan="6">Pin no.</th><th rowspan="2">Pin Name</th></tr><tr><th>64</th><th>80</th><th>100</th><th>120</th><th>144</th><th>176</th></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>P073</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>SOT4_0/ SDA4^{*3, *4}</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>AN33</td></tr><tr><td>-</td><td>35^{*3}</td><td>43^{*4}</td><td>49</td><td>57</td><td>71</td><td>ICU3_2</td></tr></table>	Pin no.						Pin Name	64	80	100	120	144	176														P073							SOT4_0/ SDA4 ^{*3, *4}							AN33	-	35 ^{*3}	43 ^{*4}	49	57	71	ICU3_2																														
Pin no.						Pin Name																																																																								
64	80	100	120	144	176																																																																									
						P073																																																																								
						SOT4_0/ SDA4 ^{*3, *4}																																																																								
						AN33																																																																								
-	35 ^{*3}	43 ^{*4}	49	57	71	ICU3_2																																																																								