



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"




##### Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	76
Program Memory Size	832KB (832K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	104K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 37x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb91f525fsbpmc-gse1">https://www.e-xfl.com/product-detail/infineon-technologies/mb91f525fsbpmc-gse1</a>

Pin no.						Pin Name	Polarity	I/O circuit types <sup>*8</sup>	Function <sup>*9</sup>
64	80	100	120	144	176				
5 <sup>*1</sup>	7 <sup>*1</sup>	9 <sup>*1</sup>	12 <sup>*1</sup>	15	19	P032	-	A	General-purpose I/O port
						A04 <sup>*2, *3, *4, *5</sup>	-		External bus/Address bit4 output (0)
						SCS43_1	-		Serial chip select 43 output (1)
						PPG30_0	-		PPG ch.30 output (0)
						TOT3_0	-		Reload timer ch.3 output (0)
						RTO2_1	-		Waveform generator ch.2 output pin (1)
6 <sup>*1</sup>	8 <sup>*1</sup>	10 <sup>*1</sup>	13 <sup>*1</sup>	16	20	P033	-	A	General-purpose I/O port
						A05 <sup>*2, *3, *4, *5</sup>	-		External bus/Address bit5 output (0)
						PPG31_0	-		PPG ch.31 output (0)
						ICU3_3	-		Input capture ch.3 input (3)
						TIN4_0	-		Reload timer ch.4 event input (0)
						RTO1_1	-		Waveform generator ch.1 output pin (1)
						SCK3_2	-		Multi-function serial ch.3 clock I/O (2)
7 <sup>*1</sup>	9 <sup>*1</sup>	11 <sup>*1</sup>	14 <sup>*1</sup>	17	21	P034	-	A	General-purpose I/O port
						A06 <sup>*2, *3, *4, *5</sup>	-		External bus/Address bit6 output (0)
						OCU11_1	-		Output compare ch.11 output (1)
						ICU2_3	-		Input capture ch.2 input (3)
						TIN5_0	-		Reload timer ch.5 event input (0)
						RTO0_1	-		Waveform generator ch.0 output pin (1)
						SOT3_2	-		Multi-function serial ch.3 serial data output (2)
-	-	12	15	18	22	P150	-	F	General-purpose I/O port
						SOT8_0/ SDA8	-		Multi-function serial ch.8 serial data output (0) / I <sup>2</sup> C bus serial data I/O
						OCU10_1	-		Output compare ch.10 output (1)
						TRG6_0	-		PPG trigger 6 input (0)
						ICU1_3	-		Input capture ch.1 input (3)
						TIN6_0	-		Reload timer ch.6 event input (0)
8 <sup>*1</sup>	10 <sup>*1</sup>	13	16	19	23	P151	-	F	General-purpose I/O port
						SCK8_0/ SCL8 <sup>*2, *3</sup>	-		Multi-function serial ch.8 clock I/O (0) / I <sup>2</sup> C bus serial clock I/O
						OCU9_1	-		Output compare ch.9 output (1)
						TRG7_0	-		PPG trigger 7 input (0)
						ICU0_3	-		Input capture ch.0 input (3)
						TIN7_0	-		Reload timer ch.7 event input (0)
						ZIN0_2	-		U/D counter ch.0 ZIN input (2)
						DTT1_1	-		Waveform generator ch.1 input pin (1)

Pin no.						Pin Name	Polarity	I/O circuit types* <sup>8</sup>	Function* <sup>9</sup>			
64	80	100	120	144	176							
63 *1	79 *1	99 *1	119 *1	140	171	P011	-	A	General-purpose I/O port			
						WOT	-		RTC output signal			
						D25 * <sup>2</sup> , * <sup>3</sup> , * <sub>4</sub> , * <sub>5</sub>	-		External bus data bit25 I/O			
						SOT2_1 * <sup>2</sup>	-		Multi-function serial ch.2 serial data output (1)			
						TIOA0_0 * <sup>2</sup> , * <sup>3</sup> , * <sup>4</sup>	-		TIOA output of Base timer ch.0 (0)			
						INT3_1	-		INT3 External interrupt input (1)			
-	-	-	-	141	172	P012	-	A	General-purpose I/O port			
						D26	-		External bus data bit26 I/O			
						TIOB0_0	-		TIOB input of Base timer ch.0 (0)			
-	-	-	-	-	173	P167	-	A	General-purpose I/O port			
						PPG35_1	-		PPG ch.35 output (1)			
-	-	-	-	142	174	P013	-	A	General-purpose I/O port			
						D27	-		External bus data bit27 I/O			
						TIOA1_0	-		TIOA I/O of Base timer ch.1 (0)			
-	-	-	-	143	175	P014	-	A	General-purpose I/O port			
						D28	-		External bus data bit28 I/O			
						TIOB1_0	-		TIOB input of Base timer ch.1 (0)			
18	23	28	34	40	50	AVCC1	-	-	Analog power supply for AD/DA convertor unit1			
39	47	58	68	84	103	AVCC0	-	-	Analog power supply for AD/DA convertor unit0			
20	25	30	36	42	52	AVRH1	-	-	Upper limit reference voltage for AD convertor unit1			
38	46	57	67	83	102	AVRH0	-	-	Upper limit reference voltage for AD convertor unit0			
21	26	31	37	43	53	AVSS1/ AVRL1	-	-	GND for AD/DA convertor unit1 Lower limit reference voltage for AD convertor unit1			
37	45	56	66	82	101	AVSS0/ AVRL0	-	-	GND for AD/DA convertor unit0 Lower limit reference voltage for AD convertor unit0			
60	74	93	110	130	158	C	-	-	External capacity connection output			
-	20	25	30	36	44	VCC	-	-	+5.0V power supply			
32	40	50	60	72	88							
-	61	76	91	109	133							
64	80	100	120	144	176	VSS	-	-	GND			
1	1	1	1	1	1							
-	21	26	31	37	45							
33	41	51	61	73	89							
-	60	75	90	108	132							
55	69	85	101	120	148							
59	73	92	109	129	157							

#### 4. I/O Circuit Type

Type	Circuit	Remarks
A	 <p>Pull-up control Digital output Digital output Automotive input Standby control</p>	<ul style="list-style-type: none"> <li>General-purpose I/O port</li> <li>Output 4mA</li> <li>Pull-up resistor control 50kΩ</li> <li>Automotive input</li> </ul>
B	 <p>Pull-up control Digital output Digital output Automotive input Standby control Analog input</p>	<ul style="list-style-type: none"> <li>Analog input, General-purpose I/O port</li> <li>Output 4mA</li> <li>Pull-up resistor control 50kΩ</li> <li>Automotive input</li> </ul>
C	 <p>Pull-up control Digital output Digital output Automotive input Standby control DAC output</p>	<ul style="list-style-type: none"> <li>DAC output, General-purpose I/O port</li> <li>Output 4mA</li> <li>Pull-up resistor control 50kΩ</li> <li>Automotive input</li> </ul>

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
000400 <sub>H</sub>	ICSEL0 [R/W] B,H,W ----000	ICSEL1 [R/W] B,H,W ----000	ICSEL2 [R/W] B,H,W ----0	ICSEL3 [R/W] B,H,W ----0	DMA request generation and clear
000404 <sub>H</sub>	—	ICSEL5 [R/W] B,H,W ----000	ICSEL6 [R/W] B,H,W ----0000	ICSEL7 [R/W] B,H,W ----0000	
000408 <sub>H</sub>	ICSEL8 [R/W] B,H,W ----00	ICSEL9 [R/W] B,H,W ----00	ICSEL10 [R/W] B,H,W ----00	ICSEL11 [R/W] B,H,W ----000	
00040C <sub>H</sub>	—	ICSEL13 [R/W] B,H,W ----00	ICSEL14 [R/W] B,H,W ----00	ICSEL15 [R/W] B,H,W ----00	
000410 <sub>H</sub>	ICSEL16 [R/W] B,H,W ----0000	ICSEL17 [R/W] B,H,W ----00	ICSEL18 [R/W] B,H,W ---00000	ICSEL19 [R/W] B,H,W ----000	
000414 <sub>H</sub>	ICSEL20 [R/W] B,H,W ----000	ICSEL21 [R/W] B,H,W ----00	ICSEL22 [R/W] B,H,W ----00	ICSEL23 [R/W] B,H,W ----00	
000418 <sub>H</sub>	IRPR0H [R] B,H,W 00-----	IRPR0L [R] B,H,W 00-----	IRPR1H [R] B,H,W 00-----	IRPR1L [R] B,H,W 00-----	
00041C <sub>H</sub>	—	—	IRPR3H [R] B,H,W 000000--	IRPR3L [R] B,H,W 000000--	
000420 <sub>H</sub>	IRPR4H [R] B,H,W 0000----	IRPR4L [R] B,H,W 0000----	IRPR5H [R] B,H,W 0000----	IRPR5L [R] B,H,W 000----	Interrupt Request Batch Reading Register
000424 <sub>H</sub>	IRPR6H [R] B,H,W --00----	IRPR6L [R] B,H,W 0000----	IRPR7H [R] B,H,W -0-00---	IRPR7L [R] B,H,W -----00	
000428 <sub>H</sub>	IRPR8H [R] B,H,W --0-----	IRPR8L [R] B,H,W -00-----	IRPR9H [R] B,H,W -0-----	IRPR9L [R] B,H,W -0-----	
00042C <sub>H</sub>	IRPR10H [R] B,H,W -0-----	IRPR10L [R] B,H,W -0-----	IRPR11H [R] B,H,W 0-----	IRPR11L [R] B,H,W 0-----	
000430 <sub>H</sub>	IRPR12H [R] B,H,W --0000--	IRPR12L [R] B,H,W ----00--	IRPR13H [R] B,H,W 00-----	IRPR13L [R] B,H,W 00-----	
000434 <sub>H</sub>	IRPR14H [R] B,H,W 00000000	IRPR14L [R] B,H,W 00000000	IRPR15H [R] B,H,W 000-----	IRPR15L [R] B,H,W 0000000-	DMA request generation and clear
000438 <sub>H</sub>	ICSEL24 [R/W] B,H,W ----00	ICSEL25 [R/W] B,H,W ---00000	ICSEL26 [R/W] B,H,W ----0	ICSEL27 [R/W] B,H,W ----0	Reserved [S]
00043C <sub>H</sub>	—	—	—	—	

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
000FD0 <sub>H</sub>	IPCP4 [R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Input Capture 4,5 32-bit ICU	
000FD4 <sub>H</sub>	IPCP5 [R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000FD8 <sub>H</sub>	—	—	LSYNS1 [R/W] B,H,W 00000000	ICS45 [R/W] B,H,W 00000000		
000FDC <sub>H</sub>	IPCP6 [R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Input Capture 6,7 32-bit ICU	
000FE0 <sub>H</sub>	IPCP7 [R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000FE4 <sub>H</sub>	—	—	—	ICS67 [R/W] B,H,W 00000000		
000FE8 <sub>H</sub>	IPCP8 [R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Input Capture 8,9 32-bit ICU	
000FEC <sub>H</sub>	IPCP9 [R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000FF0 <sub>H</sub>	—	—	—	ICS89 [R/W] B,H,W 00000000		
000FF4 <sub>H</sub>	MSCY8 [R] H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Input Capture 8,9 32-bit ICU Cycle measurement data register 89	
000FF8 <sub>H</sub>	MSCY9 [R] H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000FFC <sub>H</sub>	—	—	MSCH89 [R] B,H,W 00000000	MSCL89 [R/W] B,H,W -----00		
001000 <sub>H</sub>	SACR [R/W] B,H,W -----0	PICD [R/W] B,H,W ----0011	—	—	Clock Control	
001004 <sub>H</sub> to 00112C <sub>H</sub>	—	—	—	—	Reserved	
001130 <sub>H</sub>	—	—	—	CRCCR [R/W] B,H,W -0000000	CRC calculation unit	
001134 <sub>H</sub>	CRCINIT [R/W] B,H,W 11111111 11111111 11111111 11111111					
001138 <sub>H</sub>	CRCIN [R/W] B,H,W 00000000 00000000 00000000 00000000					
00113C <sub>H</sub>	CRCR [R] B,H,W 11111111 11111111 11111111 11111111					
001140 <sub>H</sub> to 0011FC <sub>H</sub>	—	—	—	—	Reserved	

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001750 <sub>H</sub>	SCR0/(IBCR0)[R/W] B,H,W 0--00000	SMR0[R/W] B,H,W 000-00-0	SSR0[R/W] B,H,W 0-000011	ESCR0/(IBSR0)[R/W] ] B,H,W 00000000	Multi-UART0  *1: Byte access is possible only for access to lower 8 bits.  *2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.  *3: Reserved because CSIO mode is not set immediately after reset.  *4: Reserved because LIN2.1 mode is not set immediately after reset.
001754 <sub>H</sub>	— /(RDR10/(TDR10))[R/W] B,H,W ----- * <sup>3</sup>	— RDR00/(TDR00)[R/W] B,H,W -----0 00000000 * <sup>1</sup>			
001758 <sub>H</sub>	SACSR0[R/W] B,H,W 0---000 00000000		STMR0[R] B,H,W 00000000 00000000		
00175C <sub>H</sub>	STMCRO[R/W] B,H,W 00000000 00000000	— /(SCSCR0/SFUR0)[R/W] B,H,W ----- * <sup>3</sup> * <sup>4</sup>			
001760 <sub>H</sub>	— /(SCSTR30)/ (LAMSR0) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR20)/ (LAMCR0) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR10) (SFLR10) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR00)/ (SFLR00) [R/W] B,H,W ----- * <sup>3</sup>	
001764 <sub>H</sub>	—	— /(SCSFR20) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR10) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR00) [R/W] B,H,W ----- * <sup>3</sup>	
001768 <sub>H</sub>	— /(TBYTE30)/ (LAMESR0) [R/W] B,H,W ----- * <sup>3</sup>	— /(TBYTE20) (LAMERT0) [R/W] B,H,W ----- * <sup>3</sup>	— /(TBYTE10)/ (LAMIER0) [R/W] B,H,W ----- * <sup>3</sup>	TBYTE00/(LAMRID0) / (LAMTID0) [R/W] B,H,W 00000000	
00176C <sub>H</sub>	BGR0[R/W] H, W 00000000 00000000		— /(ISMK0) [R/W] B,H,W ----- * <sup>2</sup>	— /(ISBA0) [R/W] B,H,W ----- * <sup>2</sup>	
001770 <sub>H</sub>	FCR10[R/W] B,H,W ---00100	FCR00[R/W] B,H,W -0000000	FBYTE0[R/W] B,H,W 00000000 00000000		
001774 <sub>H</sub>	FTICR0[R/W] B,H,W 00000000 00000000		—	—	
001778 <sub>H</sub>	SCR1/(IBCR1) [R/W] B,H,W 0--00000	SMR1[R/W] B,H,W 000-00-0	SSR1[R/W] B,H,W 0-000011	ESCR1/(IBSR1)[R/W] ] B,H,W 00000000	Multi-UART1
00177C <sub>H</sub>	— /(RDR11/(TDR11))[R/W] B,H,W ----- * <sup>3</sup>	— RDR01/(TDR01)[R/W] B,H,W -----0 00000000 * <sup>1</sup>			
001780 <sub>H</sub>	SACSR1[R/W] B,H,W 0---000 00000000		STMR1[R] B,H,W 00000000 00000000		Multi-UART1  *1: Byte access is possible only for access to lower 8 bits.  *2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.
001784 <sub>H</sub>	STMCR1[R/W] B,H,W 00000000 00000000	— /(SCSCR1/SFUR1)[R/W] B,H,W ----- * <sup>3</sup> * <sup>4</sup>			
001788 <sub>H</sub>	— /(SCSTR31)/ (LAMSR1) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR21)/ (LAMCR1) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR11)/ (SFLR11) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR01)/ (SFLR01) [R/W] B,H,W ----- * <sup>3</sup>	
00178C <sub>H</sub>	—	— /(SCSFR21)[R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR11) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR01) [R/W] B,H,W ----- * <sup>3</sup>	

176 pins


Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexadecimal				
Reset	0	0	-	3FC <sub>H</sub>	000FFFFC <sub>H</sub>	-
System reserved	1	1	-	3F8 <sub>H</sub>	000FFFF8 <sub>H</sub>	-
System reserved	2	2	-	3F4 <sub>H</sub>	000FFFF4 <sub>H</sub>	-
System reserved	3	3	-	3F0 <sub>H</sub>	000FFFF0 <sub>H</sub>	-
System reserved	4	4	-	3ECh	000FFFECh	-
FPU exception	5	5	-	3E8 <sub>H</sub>	000FFFE8 <sub>H</sub>	-
Exception of instruction access protection violation	6	6	-	3E4 <sub>H</sub>	000FFFE4 <sub>H</sub>	-
Exception of data access protection violation	7	7	-	3E0 <sub>H</sub>	000FFFE0 <sub>H</sub>	-
Data access error interrupt	8	8	-	3DC <sub>H</sub>	000FFFDC <sub>H</sub>	-
INTE instruction	9	9	-	3D8 <sub>H</sub>	000FFFD8 <sub>H</sub>	-
Instruction break	10	0A	-	3D4 <sub>H</sub>	000FFFD4 <sub>H</sub>	-
System reserved	11	0B	-	3D0 <sub>H</sub>	000FFFD0 <sub>H</sub>	-
System reserved	12	0C	-	3CC <sub>H</sub>	000FFFCC <sub>H</sub>	-
System reserved	13	0D	-	3C8 <sub>H</sub>	000FFF8C <sub>H</sub>	-
Exception of invalid instruction	14	0E	-	3C4 <sub>H</sub>	000FFFC4 <sub>H</sub>	-
NMI request	15	0F	15 (F <sub>H</sub> ) Fixed	3C0 <sub>H</sub>	000FFFC0 <sub>H</sub>	-
Error generation during internal bus diagnosis						
XBS RAM double-bit error generation						
Backup RAM double-bit error generation						
TPU violation						
External interrupt 0-7	16	10	ICR00	3BC <sub>H</sub>	000FFFBC <sub>H</sub>	0
External interrupt 8-15	17	11	ICR01	3B8 <sub>H</sub>	000FFFB8 <sub>H</sub>	1* <sup>7</sup>
External low-voltage detection interrupt						
Reload timer 0/1/4/5	18	12	ICR02	3B4 <sub>H</sub>	000FFFB4 <sub>H</sub>	2* <sup>2</sup>
Reload timer 2/3/6/7	19	13	ICR03	3B0 <sub>H</sub>	000FFFB0 <sub>H</sub>	3* <sup>2</sup>
Multi-function serial interface ch.0 (reception completed)	20	14	ICR04	3AC <sub>H</sub>	000FFFACh	4* <sup>1</sup>
Multi-function serial interface ch.0 (status)						
Multi-function serial interface ch.0 (transmission completed)	21	15	ICR05	3A8 <sub>H</sub>	000FFFA8 <sub>H</sub>	5* <sup>1</sup>
Multi-function serial interface ch.1 (reception completed)	22	16	ICR06	3A4 <sub>H</sub>	000FFFA4 <sub>H</sub>	6* <sup>1</sup>
Multi-function serial interface ch.1 (status)						
Multi-function serial interface ch.1 (transmission completed)	23	17	ICR07	3A0 <sub>H</sub>	000FFFA0 <sub>H</sub>	7* <sup>1</sup>
Multi-function serial interface ch.2 (reception completed)	24	18	ICR08	39C <sub>H</sub>	000FFF9C <sub>H</sub>	8* <sup>1</sup>
Multi-function serial interface ch.2 (status)						
Multi-function serial interface ch.2 (transmission completed)	25	19	ICR09	398 <sub>H</sub>	000FFF98 <sub>H</sub>	9* <sup>1</sup>
Multi-function serial interface ch.3 (reception completed)	26	1A	ICR10	394 <sub>H</sub>	000FFF94 <sub>H</sub>	10* <sup>1</sup>
Multi-function serial interface ch.3 (status)						

minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.

\*2: See the following diagram for details on the connection of smoothing capacitor  $C_s$ .

\*3: When it is used under this condition, contact your sales representative.

· C Pin Connection Diagram



**<WARNING>**

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

(4-1-7) Bit setting: SMR:MD2=0, SMR:MD1=1, SMR:MD0=0,


When Serial chip select is used : SCSCR:CSEN=1,

Serial clock output mark level "H" : SMR,SCSFR:SCINV=0,

Serial chip select Inactive level "L" : SCSCR,SCSFR:CSLVL=0

( $T_A$ : -40°C to +125°C,  $V_{CC}=AV_{CC}=5.0V \pm 10\%$ ,  $V_{CC}=AV_{CC}=3.3V \pm 0.3V$ ,  $V_{SS}=AV_{SS}=0.0V$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS↑→SCK↓ setup time	$t_{CSSI}$	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	$t_{CSSU-50}^{*1}$	$t_{CSSU+0}^{*1}$	ns	Internal shift clock mode output pin : $C_L=50pF$
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		$t_{CSSU-50}^{*1}$	$t_{CSSU+30}^{*0}$	ns	
SCK↑→SCS↓ hold time	$t_{CSHI}$	SCK1 to SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	$t_{CSHD-10}^{*2}$	$t_{CSHD+50}^{*2}$	ns	Internal shift clock mode output pin : $C_L=50pF$
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		$t_{CSHD-300}^{*2}$	$t_{CSHD+50}^{*2}$	ns	
SCS deselect time	$t_{CSDI}$	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	$t_{CSDS-50}^{*3}$	$t_{CSDS+50}^{*3}$	ns	



When Serial chip select is used , Serial clock output mark level "L",  
Serial chip select Inactive level "L"  
Master mode, Example of switching clock by round operation (x,y=0,1,2,3)

**(4-2) UART (Asynchronous serial interface) timing**


Bit setting: SMR : MD2=0, SMR:MD1=0, SMR : MD0=0

Bit setting: SMR : MD2=0, SMR:MD1=0, SMR : MD0=1

When external clock is selected (BGR:EXT=1)

( $T_A$ : -40°C to +125°C,  $V_{CC}=AV_{CC}=5.0V \pm 10\%$ ,  $V_{CC}=AV_{CC}=3.3V \pm 0.3V$ ,  $V_{SS}=AV_{SS}=0.0V$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock "L" pulse width	$t_{SLSH}$	SCK0 to SCK11	-	$t_{CPP}+10$	-	ns	output pin: $C_L=50pF$
Serial clock "H"pulse width	$t_{SHSL}$			$t_{CPP}+10$	-	ns	
SCK fall time	$t_F$			-	5	ns	
SCK rise time	$t_R$			-	5	ns	



## (11) External bus I/F (asynchronous mode) timing

(T<sub>A</sub>: -40°C to +105°C, V<sub>CC</sub>=AV<sub>CC</sub>=5.0V±10%/V<sub>CC</sub>= AV<sub>CC</sub>=3.3V±0.3V, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

(external load capacitance 50pF)

Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
Cycle time	t <sub>CYC</sub>	SYSCLK	25	-	ns	V <sub>CC</sub> =5.0V±10% <sup>*1</sup>
			31.25			V <sub>CC</sub> =3.3V±0.3V
Address setup → RDX↑time	t <sub>ASRH</sub>	RDX A00 to A21	2×t <sub>CYC</sub> - 12	2×t <sub>CYC</sub> + 12	ns	RWT=1, set RWT to 1 or more. <sup>*2</sup>
RDX↑ → Address hold	t <sub>RHAH</sub>		t <sub>CYC</sub> - 12	t <sub>CYC</sub> + 12	ns	Set RDCHS to 1 or more.
Data setup → RDX↑time	t <sub>DSRH</sub>	RDX D16 to D31	18 + t <sub>CYC</sub>	-	ns	RWT=1, set RWT to 1 or more.
RDX↑ → Data hold	t <sub>RHDH</sub>		0	-	ns	
Address setup → WRnX↑time	t <sub>ASWH</sub>	WR0X to WR1X A00 to A21	t <sub>CYC</sub> - 12	t <sub>CYC</sub> + 12	ns	WWT=0 <sup>*2</sup>
WRnX↑ → Address hold	t <sub>WHAH</sub>		t <sub>CYC</sub> - 12	t <sub>CYC</sub> + 12	ns	Set WRCHS to 1 or more.
Data setup → WRnX↑time	t <sub>DSWH</sub>	WR0X to WR1X D16 to D31	t <sub>CYC</sub> - 16	t <sub>CYC</sub> + 16	ns	WWT=0 <sup>*2</sup>
WRnX↑ → Data hold	t <sub>WHDH</sub>		t <sub>CYC</sub> - 16	t <sub>CYC</sub> + 16	ns	Set WRCHS to 1 or more.
Address setup → ASX↑time	t <sub>MASASH</sub>	ASX D16 to D31	t <sub>CYC</sub> - 16	t <sub>CYC</sub> + 16	ns	ASCY=0
ASX↑ → Address hold	t <sub>MASHAH</sub>		t <sub>CYC</sub> - 16	t <sub>CYC</sub> + 16	ns	In multiplex mode, set as follows: <input type="checkbox"/> Set CSWR and CSRD to 2 or more. <input type="checkbox"/> ASCY must satisfy the following conditions because of setting ADCY > ASCY and protocol violation prevention. ADCY + 1 ≤ ACS + CSRD ADCY + 1 ≤ ACS + CSWR ASCY + 1 ≤ ACS + CSRD ASCY + 1 ≤ ACS + CSWR See Hardware Manual for details.

\*1: Please use it with external load capacity 12pF or less for VCC=3.3V±0.3V (40MHz operation).

\*2: If the bus is expanded by automatic wait insertion or RDY input, add time (t<sub>CYC</sub> × the number of expanded cycles) to the rated value.

**A/D Converter**

## (1) 12-bit A/D Converter Electrical Characteristics

( $T_A: -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = AV_{CC} = 5.0\text{V} \pm 10\%$ ;  $V_{CC} = AV_{CC} = 3.3\text{V} \pm 0.3\text{V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{V}$ )

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	12	bit	
Total error	-	-	-	-	$\pm 12$	LSB	
Linearity error	-	-	-	-	$\pm 4.0$	LSB	
Differential linearity error	-	-	-	-	$\pm 1.9$	LSB	
Zero transition voltage	$V_{OT}$	AN0 to AN47	AVRL- 11.5LSB	-	AVRL+ 12.5LSB	V	$1\text{LSB} = (V_{FST} - V_{OT})/4094$
Full-scale transition voltage	$V_{FST}$	AN0 to AN47	AVRH- 13.5LSB	-	AVRH+ 10.5LSB	V	
Sampling time	$t_{SMP}$	-	0.7	-	-	$\mu\text{s}$	*1
Compare time	$t_{CMP}$	-	0.7	-	-	$\mu\text{s}$	*1
A/D conversion time	$t_{CNV}$	-	1.4	-	-	$\mu\text{s}$	*1
Analog port input current	$I_{AIN}$	AN0 to AN47	-1.0	-	+1.0	$\mu\text{A}$	$V_{AVSS} \leq V_{AIN} \leq V_{AVCC}$
Analog input voltage	$V_{AIN}$	AN0 to AN47	AVRL	-	AVRH	V	
Reference voltage	AVRH	AVRH	3.0	-	5.5	V	
	AVRL	AVSS/ AVRL	-	0.0	-	V	
Power supply current	$I_A$	AVCC* <sup>3</sup>	-	0.47	0.63	mA	Per unit $T_A: +105^\circ\text{C}$
			-	0.47	0.7	mA	Per unit $T_A: +125^\circ\text{C}$
	$I_{AH}$		-	-	2.5	$\mu\text{A}$	*2
	$I_R$	AVRH	-	1	1.96	mA	Per unit
			-	-	1.6	$\mu\text{A}$	*2
Variation between channels	-	AN0 to AN47	-	-	4	LSB	

\*1: Time for each channel.

\*2: Power supply current ( $V_{CC} = AV_{CC} = 5.0\text{ V}$ ) is specified if A/D converter is not operating and CPU is stopped.

\*3: The power supply current described only current value on A/D converter.

The total AVcc current value must be calculated the power supply current for A/D converter and D/A converter.

(Note) Please use the clock of 0.5MHz-20MHz for the output clock of A/D converter to guarantee accuracy.


Part number	Sub clock	CSV Initial value	LVD Initial value	Package <sup>*2</sup>
MB91F526KWBPMC1	Yes	ON	ON	LQN • 144 pin, (Lead pitch 0.4mm) Plastic
MB91F526KYBPMC1			OFF	
MB91F526KJBP MC1		OFF	ON	
MB91F526KLPMC1			OFF	
MB91F525KWBPMC1		ON	ON	
MB91F525KYBPMC1			OFF	
MB91F525KJBP MC1		OFF	ON	
MB91F525KLPMC1			OFF	
MB91F524KWBPMC1		ON	ON	
MB91F524KYBPMC1			OFF	
MB91F524KJBP MC1		OFF	ON	
MB91F524KLPMC1			OFF	
MB91F523KWBPMC1		ON	ON	
MB91F523KYBPMC1			OFF	
MB91F523KJBP MC1		OFF	ON	
MB91F523KLPMC1			OFF	
MB91F522KWBPMC1	None	ON	ON	LQN • 144 pin, (Lead pitch 0.4mm) Plastic
MB91F522KYBPMC1			OFF	
MB91F522KJBP MC1		OFF	ON	
MB91F522KLPMC1			OFF	
MB91F525KS BPMC1		ON	ON	
MB91F525KUBPMC1			OFF	
MB91F526KHBPMC1		OFF	ON	
MB91F526KKBPMC1			OFF	
MB91F525KS BPMC1		ON	ON	
MB91F525KUBPMC1			OFF	
MB91F525KHBPMC1		OFF	ON	
MB91F525KKBPMC1			OFF	
MB91F524KS BPMC1		ON	ON	
MB91F524KUBPMC1			OFF	
MB91F524KHBPMC1		OFF	ON	
MB91F524KKBPMC1			OFF	
MB91F523KS BPMC1		ON	ON	
MB91F523KUBPMC1			OFF	
MB91F523KHBPMC1		OFF	ON	
MB91F523KKBPMC1			OFF	
MB91F522KS BPMC1		ON	ON	
MB91F522KUBPMC1			OFF	
MB91F522KHBPMC1		OFF	ON	
MB91F522KKBPMC1			OFF	

Part number	Sub clock	CSV Initial value	LVD Initial value	Package*
MB91F526BWDFMC1	Yes	ON	ON	LQD • 64 pin, Plastic
MB91F526BJDFMC1		OFF	ON	
MB91F525BWDFMC1		ON	ON	
MB91F525BJDFMC1		OFF	ON	
MB91F524BWDFMC1		ON	ON	
MB91F524BJDFMC1		OFF	ON	
MB91F523BWDFMC1		ON	ON	
MB91F523BJDFMC1		OFF	ON	
MB91F522BWDFMC1		ON	ON	
MB91F522BJDFMC1		OFF	ON	
MB91F526BSDDFMC1	None	ON	ON	LQD • 64 pin, Plastic
MB91F526BHDFMC1		OFF	ON	
MB91F525BSDDFMC1		ON	ON	
MB91F525BHDFMC1		OFF	ON	
MB91F524BSDDFMC1		ON	ON	
MB91F524BHDFMC1		OFF	ON	
MB91F523BSDDFMC1		ON	ON	
MB91F523BHDFMC1		OFF	ON	
MB91F522BSDDFMC1		ON	ON	
MB91F522BHDFMC1		OFF	ON	

\*: For details of the package, see "■ PACKAGE DIMENSIONS".

## 17. Package Dimensions


LQD064 , 64 Lead Plastic Low Profile Quad Flat Package



PACKAGE	LQD64		
SYMBOL	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.00	—	0.20
b	0.15	0.20	0.25
c	0.09	—	0.20
D	12.00 BSC.		
D1	10.00 BSC.		
e	0.50 BSC		
E	12.00 BSC.		
E1	10.00 BSC.		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
aaa	—	—	0.20
bbb	—	—	0.10
ccc	—	—	0.08
ddd	—	—	0.08
N	64		

### NOTES

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS ( mm)
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- dimension b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION ( S ) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

Page	Section	Change Results
14	■Pin Assignment MB91F52xD	<p>- Top</p> 
14	■Pin Assignment MB91F52xD	<p>The following note added on the bottom left of Figure.</p> <p>* In a single clock product, pin 71 and pin 72 are the general-purpose ports.</p>

Page	Section	Change Results																																																																																																																																																																																																																																																																																																																			
19	■PIN Description	<p>A List of "Pin Description" modified.</p> <p>(Error)</p> <table border="1"> <thead> <tr> <th colspan="6">Pin no.</th> <th>Pin Name</th> </tr> <tr> <th>64</th> <th>80</th> <th>100</th> <th>120</th> <th>144</th> <th>176</th> <th></th> </tr> </thead> <tbody> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>2</td><td>2</td><td>P015</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>3</td><td>3</td><td>D29</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>4</td><td>4</td><td>TRG0_0</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>5</td><td>5</td><td>P016</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>6</td><td>6</td><td>D30</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>7</td><td>7</td><td>TRG1_0</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>8</td><td>8</td><td>P170</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>9</td><td>9</td><td>PPG36_1</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>10</td><td>10</td><td>P017</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>11</td><td>11</td><td>D31</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>12</td><td>12</td><td>TRG2_0</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>13</td><td>13</td><td>P171</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>14</td><td>14</td><td>PPG37_1</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>15</td><td>15</td><td>P020</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td><td>16</td><td>ASX</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>17</td><td>17</td><td>SIN3_1</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>18</td><td>18</td><td>TRG3_0</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>19</td><td>19</td><td>TIN0_2</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>20</td><td>20</td><td>RTO5_1</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>21</td><td>21</td><td>P021</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>22</td><td>22</td><td>CS0X</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>23</td><td>23</td><td>SOT3_1</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>24</td><td>24</td><td>TRG6_1</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>25</td><td>25</td><td>TRG4_0</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>26</td><td>26</td><td>P022</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>27</td><td>27</td><td>CS1X</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>28</td><td>28</td><td>SCK3_1</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>29</td><td>29</td><td>TRG7_1</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>30</td><td>30</td><td>TRG5_0</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>31</td><td>31</td><td>P023</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td><td>32</td><td>RDX</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>33</td><td>33</td><td>SCS3_1</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>34</td><td>34</td><td>PPG32_0</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>35</td><td>35</td><td>TIN0_0</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>36</td><td>36</td><td>P024</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>37</td><td>37</td><td>WR0X</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>38</td><td>38</td><td>SIN4_1</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>39</td><td>39</td><td>PPG24_0</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>40</td><td>40</td><td>TIN1_0</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>41</td><td>41</td><td>RTO4_1</td></tr> <tr><td>-</td><td>-</td><td>-</td><td>-</td><td>42</td><td>42</td><td>INT15_0</td></tr> </tbody> </table>							Pin no.						Pin Name	64	80	100	120	144	176		-	-	-	-	2	2	P015	-	-	-	-	3	3	D29	-	-	-	-	4	4	TRG0_0	-	-	-	-	5	5	P016	-	-	-	-	6	6	D30	-	-	-	-	7	7	TRG1_0	-	-	-	-	8	8	P170	-	-	-	-	9	9	PPG36_1	-	-	-	-	10	10	P017	-	-	-	-	11	11	D31	-	-	-	-	12	12	TRG2_0	-	-	-	-	13	13	P171	-	-	-	-	14	14	PPG37_1	-	-	-	-	15	15	P020	-	-	-	-	16	16	ASX	-	-	-	-	17	17	SIN3_1	-	-	-	-	18	18	TRG3_0	-	-	-	-	19	19	TIN0_2	-	-	-	-	20	20	RTO5_1	-	-	-	-	21	21	P021	-	-	-	-	22	22	CS0X	-	-	-	-	23	23	SOT3_1	-	-	-	-	24	24	TRG6_1	-	-	-	-	25	25	TRG4_0	-	-	-	-	26	26	P022	-	-	-	-	27	27	CS1X	-	-	-	-	28	28	SCK3_1	-	-	-	-	29	29	TRG7_1	-	-	-	-	30	30	TRG5_0	-	-	-	-	31	31	P023	-	-	-	-	32	32	RDX	-	-	-	-	33	33	SCS3_1	-	-	-	-	34	34	PPG32_0	-	-	-	-	35	35	TIN0_0	-	-	-	-	36	36	P024	-	-	-	-	37	37	WR0X	-	-	-	-	38	38	SIN4_1	-	-	-	-	39	39	PPG24_0	-	-	-	-	40	40	TIN1_0	-	-	-	-	41	41	RTO4_1	-	-	-	-	42	42	INT15_0
Pin no.						Pin Name																																																																																																																																																																																																																																																																																																															
64	80	100	120	144	176																																																																																																																																																																																																																																																																																																																
-	-	-	-	2	2	P015																																																																																																																																																																																																																																																																																																															
-	-	-	-	3	3	D29																																																																																																																																																																																																																																																																																																															
-	-	-	-	4	4	TRG0_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	5	5	P016																																																																																																																																																																																																																																																																																																															
-	-	-	-	6	6	D30																																																																																																																																																																																																																																																																																																															
-	-	-	-	7	7	TRG1_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	8	8	P170																																																																																																																																																																																																																																																																																																															
-	-	-	-	9	9	PPG36_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	10	10	P017																																																																																																																																																																																																																																																																																																															
-	-	-	-	11	11	D31																																																																																																																																																																																																																																																																																																															
-	-	-	-	12	12	TRG2_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	13	13	P171																																																																																																																																																																																																																																																																																																															
-	-	-	-	14	14	PPG37_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	15	15	P020																																																																																																																																																																																																																																																																																																															
-	-	-	-	16	16	ASX																																																																																																																																																																																																																																																																																																															
-	-	-	-	17	17	SIN3_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	18	18	TRG3_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	19	19	TIN0_2																																																																																																																																																																																																																																																																																																															
-	-	-	-	20	20	RTO5_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	21	21	P021																																																																																																																																																																																																																																																																																																															
-	-	-	-	22	22	CS0X																																																																																																																																																																																																																																																																																																															
-	-	-	-	23	23	SOT3_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	24	24	TRG6_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	25	25	TRG4_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	26	26	P022																																																																																																																																																																																																																																																																																																															
-	-	-	-	27	27	CS1X																																																																																																																																																																																																																																																																																																															
-	-	-	-	28	28	SCK3_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	29	29	TRG7_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	30	30	TRG5_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	31	31	P023																																																																																																																																																																																																																																																																																																															
-	-	-	-	32	32	RDX																																																																																																																																																																																																																																																																																																															
-	-	-	-	33	33	SCS3_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	34	34	PPG32_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	35	35	TIN0_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	36	36	P024																																																																																																																																																																																																																																																																																																															
-	-	-	-	37	37	WR0X																																																																																																																																																																																																																																																																																																															
-	-	-	-	38	38	SIN4_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	39	39	PPG24_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	40	40	TIN1_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	41	41	RTO4_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	42	42	INT15_0																																																																																																																																																																																																																																																																																																															

Page	Section	Change Results						
		(Continued) (Correct)						
20	■PIN Description	Pin no.	64	80	100	120	144	176
		Pin Name						
		P025						
		WR1X <sup>*4, *5</sup>	-	-	4 <sup>*1</sup>	7 <sup>*1</sup>	10	12
		SOT4_1						
		PPG25_0						
		TIN2_0						
		P172	-	-	-	-	13	
		PPG38_1						
		P026						
		A00 <sup>*3, *4, *5</sup>	-	4 <sup>*1</sup>	5 <sup>*1</sup>	8 <sup>*1</sup>	11	14
		SCK4_1						
		PPG26_0						
		TIN3_0						
		P027						
		A01 <sup>*2, *3, *4, *5</sup>	4 <sup>*1</sup>	5 <sup>*1</sup>	6 <sup>*1</sup>	9 <sup>*1</sup>	12	15
		SCS40_1						
		PPG27_0						
		TOT0_0						
		RTO3_1						
		P173	-	-	-	-	16	
		PPG39_1						
		P030						
		A02 <sup>*4, *5</sup>	-	-	7 <sup>*1</sup>	10 <sup>*1</sup>	13	17
		SCS41_1						
		PPG28_0						
		TOT1_0						
		P031						
		A03 <sup>*3, *4, *5</sup>	-	6 <sup>*1</sup>	8 <sup>*1</sup>	11 <sup>*1</sup>	14	18
		SCS42_1						
		PPG29_0						
		TOT2_0 <sup>*3</sup>						
		P032						
		A04 <sup>*2, *3, *4, *5</sup>	5 <sup>*1</sup>	7 <sup>*1</sup>	9 <sup>*1</sup>	12 <sup>*1</sup>	15	19
		SCS43_1						
		PPG30_0						
		TOT3_0						
		RTO2_1						
		P033						
		A05 <sup>*2, *3, *4, *5</sup>	6 <sup>*1</sup>	8 <sup>*1</sup>	10 <sup>*1</sup>	13 <sup>*1</sup>	16	20
		PPG31_0						
		ICU3_3						
		TIN4_0						
		RTO1_1						
		SCK3_2						

Page	Section	Change Results					
		(Continued) (Correct)					
		Pin no.					
		64	80	100	120	144	176
21, 22	■PIN Description	7 <sup>*1</sup>	9 <sup>*1</sup>	11 <sup>*1</sup>	14 <sup>*1</sup>	17	21
		8 <sup>*1</sup>	10 <sup>*1</sup>	13	16	19	23
		9 <sup>*1</sup>	11 <sup>*1</sup>	14 <sup>*1</sup>	17 <sup>*1</sup>	20	24
		10 <sup>*1</sup>	12 <sup>*1</sup>	15 <sup>*1</sup>	18 <sup>*1</sup>	21	25
		-	-	16 <sup>*1</sup>	19 <sup>*1</sup>	22	26
		-	-	-	-	-	27