



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, EBI/EMI, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	120
Program Memory Size	832KB (832K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	104K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 48x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f525kscpmc1-gse1

Table for clock supervisor and external low voltage detection reset initial value ON/OFF

Clock	CSV Initial value	LVD Initial value	Function
single	ON	ON	S
		OFF	U
	OFF	ON	H
		OFF	K
Dual	ON	ON	W
		OFF	Y
	OFF	ON	J
		OFF	L


MB 9 1 F 5 2 X□△○

| └→R e v i s i o n : B, C, D, E
 | └→F u n c t i o n : See the table for clock supervisor and external
 low voltage detection reset initial value ON/OFF.
 | └→P K G T y p e : B 6 4 p i n
 D 8 0 p i n
 F 1 0 0 p i n
 J 1 2 0 p i n
 K 1 4 4 p i n
 L 1 7 6 p i n
 └→M e m o r y S i z e : 2 2 5 6 K B
 3 3 8 4 K B
 4 5 1 2 K B
 5 7 6 8 K B
 6 1 M B

2. Pin Assignment

MB91F52xB

MB91F522B, MB91F523B, MB91F524B, MB91F525B, MB91F526B



* In a single clock product, pin 56 and pin 57 are the general-purpose ports.

*1: There is a restriction of pin functions. See "Pin Name" of this table.

*2: not supported in 64pin

*3: not supported in 80pin

*4: not supported in 100pin




*5: not supported in 120pin

*6: not supported in 144pin

*7: not supported in 176pin

*8: For the I/O circuit types, see "I/O CIRCUIT TYPE".

*9: For switching, see "I/O Port" in HARDWARE MANUAL.

Type	Circuit	Remarks
D	 <p>Pull-up control Digital output Digital output I²C input Standby control Analog input</p>	<ul style="list-style-type: none"> I²C Analog input, General-purpose I/O port Output 3mA Pull-up resistor control 50kΩ I²C hysteresis input
E	 <p>Pull-up control Digital output Digital output I²C input Standby control</p>	<ul style="list-style-type: none"> I²C, General-purpose I/O port Output 3mA Pull-up resistor control 50kΩ I²C hysteresis input
F	 <p>Pull-up control Digital output Digital output CMOS-hys input Standby control</p>	<ul style="list-style-type: none"> General-purpose I/O port Output 4mA Pull-up resistor control 50kΩ CMOS hysteresis input

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
000120 _H	OCCP6 [R/W] W 00000000 00000000 00000000 00000000				Output Compare 6,7 32-bit OCU	
000124 _H	OCCP7 [R/W] W 00000000 00000000 00000000 00000000					
000128 _H	—	—	OCSH67 [R/W] B,H,W ---0--00	OCSL67 [R/W] B,H,W 0000--00		
00012C _H	OCCP8 [R/W] W 00000000 00000000 00000000 00000000					
000130 _H	OCCP9 [R/W] W 00000000 00000000 00000000 00000000				Output Compare 8,9 32-bit OCU	
000134 _H	—	—	OCSH89 [R/W] B,H,W ---0--00	OCSL89 [R/W] B,H,W 0000--00		
000138 _H to 0001B4 _H	—	—	—	—		
0001B8 _H	EPFR64 [R/W] B,H,W ----00-	EPFR65 [R/W] B,H,W 0000-000	EPFR66 [R/W] B,H,W --000000	EPFR67 [R/W] B,H,W ----0000	Extended port function register	
0001BC _H	EPFR68 [R/W] B,H,W ----0000	EPFR69 [R/W] B,H,W ----0000	EPFR70 [R/W] B,H,W ---00000	EPFR71 [R/W] B,H,W -0-0-0-0		
0001C0 _H	EPFR72 [R/W] B,H,W 000000-0	EPFR73 [R/W] B,H,W 00000000	EPFR74 [R/W] B,H,W 00000000	EPFR75 [R/W] B,H,W 00000000		
0001C4 _H	EPFR76 [R/W] B,H,W 00000000	EPFR77 [R/W] B,H,W -000000	EPFR78 [R/W] B,H,W ----00	EPFR79 [R/W] B,H,W 00000000		
0001C8 _H	EPFR80 [R/W] B,H,W ---00000	EPFR81 [R/W] B,H,W 00000000	EPFR82 [R/W] B,H,W 00000000	EPFR83 [R/W] B,H,W -0000000		
0001CC _H	EPFR84 [R/W] B,H,W 00000000	EPFR85 [R/W] B,H,W --000000	EPFR86 [R/W] B,H,W ---00000	EPFR87 [R/W] B,H,W ----00		
0001D0 _H	EPFR88 [R/W] B,H,W -----0	—	—	—		
0001D4 _H	—	—	—	—	Reserved	
0001D8 _H	TMRLRA4 [R/W] H XXXXXXXX XXXXXXXX		TMR4 [R] H XXXXXXXX XXXXXXXX		Reload Timer 4	
0001DC _H	TMRLRB4 [R/W] H XXXXXXXX XXXXXXXX		TMCSR4 [R/W] B, H,W 00000000 0-000000			
0001E0 _H to 0001EC _H	—	—	—	—	Reserved	
0001F0 _H	TMRLRA5 [R/W] H XXXXXXXX XXXXXXXX		TMR5 [R] H XXXXXXXX XXXXXXXX		Reload Timer 5	
0001F4 _H	TMRLRB5 [R/W] H XXXXXXXX XXXXXXXX		TMCSR5 [R/W] B, H,W 00000000 0-000000			

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
0008A0 _H	WRAR04 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008A4 _H	WRDR04 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008A8 _H	WRAR05 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008AC _H	WRDR05 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008B0 _H	WRAR06 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008B4 _H	WRDR06 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008B8 _H	WRAR07 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008BC _H	WRDR07 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008C0 _H	WRAR08 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008C4 _H	WRDR08 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008C8 _H	WRAR09 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--				Wild Register [S]	
0008CC _H	WRDR09 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008D0 _H	WRAR10 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008D4 _H	WRDR10 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008D8 _H	WRAR11 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008DC _H	WRDR11 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008E0 _H	WRAR12 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008E4 _H	WRDR12 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008E8 _H	WRAR13 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008EC _H	WRDR13 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008F0 _H	WRAR14 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
001200 _H	TCGS [R/W] B,H,W -----00	—	—	TCGSE [R/W] B,H,W -----000	16-bit Free-run timer synchronous activation	
001204 _H	CPCLRB0/CPCLR0 [W] H,W 11111111 11111111		TCDT0 [R/W] H,W 00000000 00000000		16-bit Free-run Timer 0	
001208 _H	TCCS0 [R/W] B,H,W 00000000 01000000 ----0000 -----					
00120C _H	CPCLRB1/CPCLR1 [W] H,W 11111111 11111111		TCDT1 [R/W] H,W 00000000 00000000		16-bit Free-run Timer 1	
001210 _H	TCCS1 [R/W] B,H,W 00000000 01000000 ----0000 -----					
001214 _H	CPCLRB2/CPCLR2 [W] H,W 11111111 11111111		TCDT2 [R/W] H,W 00000000 00000000		16-bit Free-run Timer 2	
001218 _H	TCCS2 [R/W] B,H,W 00000000 01000000 ----0000 -----					
00121C _H to 001230 _H	—	—	—	—	Reserved	
001234 _H	FRS0 [R/W] B,H,W -----00--00 --00--00 --00--00				16-bit Free-run timer selection	
001238 _H	—		FRS1 [R/W] B,H,W --00--00 --00--00			
00123C _H	FRS2 [R/W] B,H,W --00--00 --00--00 --00--00 --00--00					
001240 _H	FRS3 [R/W] B,H,W --00--00 --00--00 --00--00 --00--00					
001244 _H	FRS4 [R/W] B,H,W --00--00 --00--00 --00--00 --00--00					
001248 _H	—	—	—	—	Reserved	
00124C _H	OCCPB0/OCCP0 [R/W] H,W 00000000 00000000		OCCPB1/OCCP1 [R/W] H,W 00000000 00000000		16-bit Output compare 0/1	
001250 _H	OCS01 [R/W] B,H,W -110--00 00001100		—	OCMOD01 [R/W] B,H,W -----00		
001254 _H	OCCPB2/OCCP2 [R/W] H,W 00000000 00000000		OCCPB3/OCCP3 [R/W] H,W 00000000 00000000		16-bit Output compare 2/3	
001258 _H	OCS23 [R/W] B,H,W -110--00 00001100		—	OCMOD23 [R/W] B,H,W -----00		


Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
001928 _H	FCR111[R/W] B,H,W ---00100	FCR011[R/W] B,H,W -0000000	FBYTE11[R/W] B,H,W 00000000 00000000		Multi-UART11	
00192C _H	FTICR11[R/W] B,H,W 00000000 00000000		—	—		
001930 _H to 0019D8 _H	—	—	—	—	Reserved	
0019DC _H	—	GATEC0 [R/W] B,H,W -----00	—	GATEC2 [R/W] B,H,W -----00	PPG GATE control	
0019E0 _H	—	GATEC4 [R/W] B,H,W -----00	—	—		
0019E4 _H	—	—	—	—	Reserved	
0019E8 _H	GTRS0 [R/W] B,H,W -0000000 -0000000		GTRS1 [R/W] B,H,W -0000000 -0000000		PPG controller	
0019EC _H	GTRS2 [R/W] B,H,W -0000000 -0000000		GTRS3 [R/W] B,H,W -0000000 -0000000			
0019F0 _H	GTRS4 [R/W] B,H,W -0000000 -0000000		GTRS5 [R/W] B,H,W -0000000 -0000000			
0019F4 _H	GTRS6 [R/W] B,H,W -0000000 -0000000		GTRS7 [R/W] B,H,W -0000000 -0000000			
0019F8 _H	GTRS8 [R/W] B,H,W -0000000 -0000000		GTRS9 [R/W] B,H,W -0000000 -0000000			
0019FC _H	GTRS10 [R/W] B,H,W -0000000 -0000000		GTRS11 [R/W] B,H,W -0000000 -0000000		PPG controller	
001A00 _H	GTRS12 [R/W] B,H,W -0000000 -0000000		GTRS13 [R/W] B,H,W -0000000 -0000000			
001A04 _H	GTRS14 [R/W] B,H,W -0000000 -0000000		GTRS15 [R/W] B,H,W -0000000 -0000000			
001A08 _H	GTRS16 [R/W] B,H,W -0000000 -0000000		GTRS17 [R/W] B,H,W -0000000 -0000000			
001A0C _H	GTRS18 [R/W] B,H,W -0000000 -0000000		GTRS19 [R/W] B,H,W -0000000 -0000000			
001A10 _H	GTRS20 [R/W] B,H,W -0000000 -0000000		GTRS21 [R/W] B,H,W -0000000 -0000000			
001A14 _H	GTRS22 [R/W] B,H,W -0000000 -0000000		GTRS23 [R/W] B,H,W -0000000 -0000000		Reserved	
001A18 _H to 001A2C _H	—	—	—	—		

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001D20 _H	PCN43 [R/W] B,H,W 00000000 000000-0		PCSR43 [W] H,W XXXXXXXX XXXXXXXX		PPG43
001D24 _H	PDUT43 [W] H,W XXXXXXXX XXXXXXXX		PTMR43 [R] H,W 11111111 11111111		
001D28 _H	PCN243 [R/W] B,H,W --000000 ----110		PSDR43 [R/W] H,W 00000000 00000000		
001D2C _H	PTPC43 [R/W] H,W 00000000 00000000		—	—	
001D30 _H	PCN44 [R/W] B,H,W 00000000 000000-0		PCSR44 [W] H,W XXXXXXXX XXXXXXXX		PPG44
001D34 _H	PDUT44 [W] H,W XXXXXXXX XXXXXXXX		PTMR44 [R] H,W 11111111 11111111		
001D38 _H	PCN244 [R/W] B,H,W --000000 ----110		PSDR44 [R/W] H,W 00000000 00000000		
001D3C _H	PTPC44 [R/W] H,W 00000000 00000000		—	—	
001D40 _H	PCN45 [R/W] B,H,W 00000000 000000-0		PCSR45 [W] H,W XXXXXXXX XXXXXXXX		PPG45
001D44 _H	PDUT45 [W] H,W XXXXXXXX XXXXXXXX		PTMR45 [R] H,W 11111111 11111111		
001D48 _H	PCN245 [R/W] B,H,W --000000 ----110		PSDR45 [R/W] H,W 00000000 00000000		
001D4C _H	PTPC45 [R/W] H,W 00000000 00000000		—	—	
001D50 _H	PCN46 [R/W] B,H,W 00000000 000000-0		PCSR46 [W] H,W XXXXXXXX XXXXXXXX		PPG46
001D54 _H	PDUT46 [W] H,W XXXXXXXX XXXXXXXX		PTMR46 [R] H,W 11111111 11111111		
001D58 _H	PCN246 [R/W] B,H,W --000000 ----110		PSDR46 [R/W] H,W 00000000 00000000		
001D5C _H	PTPC46 [R/W] H,W 00000000 00000000		—	—	
001D60 _H	PCN47 [R/W] B,H,W 00000000 000000-0		PCSR47 [W] H,W XXXXXXXX XXXXXXXX		PPG47
001D64 _H	PDUT47 [W] H,W XXXXXXXX XXXXXXXX		PTMR47 [R] H,W 11111111 11111111		
001D68 _H	PCN247 [R/W] B,H,W --000000 ----110		PSDR47 [R/W] H,W 00000000 00000000		
001D6C _H	PTPC47 [R/W] H,W 00000000 00000000		—	—	

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
002054 _H	IF2DTB10 [R/W] B,H,W 00000000 00000000		IF2DTB20 [R/W] B,H,W 00000000 00000000		CAN0 (128msb)	
002058 _H	—	—	—	—		
00205C _H	—	—	—	—		
002060 _H , 002064 _H	Reserved(IF2 data mirror)					
002068 _H to 00207C _H	—					
002080 _H	TREQR20 [R] B,H,W 00000000 00000000	TREQR10 [R] B,H,W 00000000 00000000				
002084 _H	TREQR40 [R] B,H,W 00000000 00000000	TREQR30 [R] B,H,W 00000000 00000000				
002088 _H	TREQR60 [R] B,H,W 00000000 00000000	TREQR50 [R] B,H,W 00000000 00000000				
00208C _H	TREQR80 [R] B,H,W 00000000 00000000	TREQR70 [R] B,H,W 00000000 00000000				
002090 _H	NEWDT20 [R] B,H,W 00000000 00000000	NEWDT10 [R] B,H,W 00000000 00000000				
002094 _H	NEWDT40 [R] B,H,W 00000000 00000000	NEWDT30 [R] B,H,W 00000000 00000000				
002098 _H	NEWDT60 [R] B,H,W 00000000 00000000	NEWDT50 [R] B,H,W 00000000 00000000				
00209C _H	NEWDT80 [R] B,H,W 00000000 00000000	NEWDT70 [R] B,H,W 00000000 00000000				
0020A0 _H	INTPND20 [R] B,H,W 00000000 00000000	INTPND10 [R] B,H,W 00000000 00000000				
0020A4 _H	INTPND40 [R] B,H,W 00000000 00000000	INTPND30 [R] B,H,W 00000000 00000000				
0020A8 _H	INTPND60 [R] B,H,W 00000000 00000000	INTPND50 [R] B,H,W 00000000 00000000				
0020AC _H	INTPND80 [R] B,H,W 00000000 00000000	INTPND70 [R] B,H,W 00000000 00000000				
0020B0 _H	MSGVAL20 [R] B,H,W 00000000 00000000	MSGVAL10 [R] B,H,W 00000000 00000000				
0020B4 _H	MSGVAL40 [R] B,H,W 00000000 00000000	MSGVAL30 [R] B,H,W 00000000 00000000				
0020B8 _H	MSGVAL60 [R] B,H,W 00000000 00000000	MSGVAL50 [R] B,H,W 00000000 00000000				

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexa decimal				
Multi-function serial interface ch.4 (reception completed)	28	1C	ICR12	38C _H	000FFF8C _H	12* ¹
Multi-function serial interface ch.4 (status)						
Multi-function serial interface ch.4 (transmission completed)	29	1D	ICR13	388 _H	000FFF88 _H	13
Multi-function serial interface ch.5 (reception completed)	30	1E	ICR14	384 _H	000FFF84 _H	14* ¹
Multi-function serial interface ch.5 (status)						
Multi-function serial interface ch.5 (transmission completed)	31	1F	ICR15	380 _H	000FFF80 _H	15
Multi-function serial interface ch.6 (reception completed)	32	20	ICR16	37C _H	000FFF7C _H	16* ¹
Multi-function serial interface ch.6 (status)						
Multi-function serial interface ch.6 (transmission completed)	33	21	ICR17	378 _H	000FFF78 _H	17
CAN0	34	22	ICR18	374 _H	000FFF74 _H	-
CAN1	35	23	ICR19	370 _H	000FFF70 _H	-
RAM diagnosis end						
RAM initialization completion						
Error generation during RAM diagnosis						
Backup RAM diagnosis end						
Backup RAM initialization completion						
Error generation during Backup RAM diagnosis						
CAN2	36	24	ICR20	36C _H	000FFF6C _H	-
Up/down counter 0						
Up/down counter 1						
Real time clock						
-	38	26	ICR22	364 _H	000FFF64 _H	-* ⁶
16-bit Free-run timer 0 (0 detection) / (compare clear)	39	27	ICR23	360 _H	000FFF60 _H	23
PPG 1/10/11/20/30/31	40	28	ICR24	35C _H	000FFF5C _H	24* ³
16-bit Free-run timer 1 (0 detection) / (compare clear)						
PPG 2/3/12/13/23/43						
16-bit Free-run timer 2 (0 detection) / (compare clear)	41	29	ICR25	358 _H	000FFF58 _H	25* ³
PPG 4/5/15/24/35						
PPG 7/16/17/26/27/37	43	2B	ICR27	350 _H	000FFF50 _H	27* ³
PPG 8/18/19/29	44	2C	ICR28	34C _H	000FFF4C _H	28* ³
16-bit ICU 0 (fetching) / 16-bit ICU 1 (fetching)	45	2D	ICR29	348 _H	000FFF48 _H	29
Main timer	46	2E	ICR30	344 _H	000FFF44 _H	30
Sub timer						
PLL timer						
16-bit ICU 2 (fetching) /16-bit ICU 3 (fetching)						

- Maximum ramp rate guaranteed to not generate power-on reset



Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS↓→SCK↓ setup time	t _{CSSE}	SCK1 to SCK11 SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t _{CPP} +30	-	ns	External shift clock mode output pin: $C_L=50\text{pF}$
SCK↑→SCS↑ hold time	t _{CSHE}	+0		-	ns		
SCS deselect time	t _{CSDE}	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		3t _{CPP} +30	-	ns	
SCS↓→SOT delay time	t _{DSE}	SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11 SOT1 , SOT2 , SOT5 to SOT11	-	-	40	ns	External shift clock mode output pin: $C_L=50\text{pF}$
		SCS3, SCS40 to SCS43 SOT3 , SOT4		-	300	ns	
SCS↑→SOT delay time	t _{DEE}	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11 SOT1 to SOT11	-	+0	-	ns	External shift clock mode output pin: $C_L=50\text{pF}$
SCK↓→SCS↓ clock switch time	t _{SCC}	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t _{CPP} -10	3t _{CPP} +50	ns	Internal shift clock mode Round operation output pin: $C_L=50\text{pF}$
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		3t _{CPP} -300	3t _{CPP} +50	ns	

*1: t_{CSsu}=SCSTR:CSSU7-0×Serial chip select timing operating clock

*2: t_{CSHD}=SCSTR:CSHD7-0×Serial chip select timing operating clock

*3: t_{CSDS}=SCSTR:CSDS15-0×Serial chip select timing operating clock

Regardless of the deselect time setting, once after the serial chip select pin becomes inactive, it will take at least five peripheral bus clock cycles to be active again

Please see the hardware manual for details of above-mentioned *1,*2, and *3.

(4-1-8) Bit setting: SMR:MD2=0, SMR:MD1=1, SMR:MD0=0,

When Serial chip select is used: SCSCR:CSEN=1,

Serial clock output mark level "L" : SMR,SCSFR:SCINV=1,

Serial chip select Inactive level "L" : SCSCR,SCSFR:CSLVL=0

(T_A : -40°C to +125°C, $V_{CC}=AV_{CC}=5.0V \pm 10\%$, $V_{CC}=AV_{CC}=3.3V \pm 0.3V$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS↑→SCK↑ setup time	t _{CS₁S}	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	t _{CS₁SU-50} ^{*1}	t _{CS₁SU+0} ^{*1}	ns	Internal shift clock mode output pin : $C_L=50pF$
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		t _{CS₁SU-50} ^{*1}	t _{CS₁SU+300} ^{*1}	ns	
SCK↓→SCS↓ hold time	t _{CS₁H}	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	t _{CS₁HD-10} ^{*2}	t _{CS₁HD+50} ^{*2}	ns	Internal shift clock mode output pin : $C_L=50pF$
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		t _{CS₁HD-300} ^{*2}	t _{CS₁HD+50} ^{*2}	ns	
SCS deselect time	t _{CS₁D}	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	t _{CS₁DS-50} ^{*3}	t _{CS₁DS+50} ^{*3}	ns	

(4-4) I²C timing

(T_A: -40°C to +125°C, V_{CC}=AV_{CC}=5.0V ± 10%/V_{CC}=AV_{CC}=3.3V±0.3V, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Standard mode		Fast mode ^{*3}		Unit	Remarks
				Min	Max	Min	Max		
SCL clock frequency	f _{SCL}	SCK3 to SCK11	$C_L=50\text{pF}$ $R = (V_P/I_{OL})^{*1}$	0	100	0	400	kHz	
Repeat "start" condition hold time SDA ↓ → SCL ↓	t _{HDSTA}	SOT3 to SOT11, (SDA) SCK3 to SCK11, (SCL)		4.0	—	0.6	—	μs	
Period of "L" for SCL clock	t _{LOW}	SCK3 to SCK11, (SCL)		4.7	—	1.3	—	μs	
Period of "H" for SCL clock	t _{HIGH}	SCK3 to SCK11, (SCL)		4.0	—	0.6	—	μs	
Repeat "start" condition setup time SCL ↑ → SDA ↓	t _{SUSTA}	SCK3 to SCK11, (SCL)		4.7	—	0.6	—	μs	
Data hold time SCL ↓ → SDA ↓ ↑	t _{HDDAT}	SOT3 to SOT11, (SDA) SCK3 to SCK11, (SCL)		0	3.45 ^{*2}	0	0.9 ^{*3}	μs	
Data setup time SDA ↓ ↑ → SCL ↑	t _{SUDAT}	SOT3 to SOT11, (SDA) SCK3 to SCK11, (SCL)		250	—	100	—	ns	
"Stop" condition setup time SCL ↑ → SDA ↑	t _{SUSTO}	SOT3 to SOT11, (SDA) SCK3 to SCK11, (SCL)		4.0	—	0.6	—	μs	
Bus-free time between "stop" condition and "start" condition	t _{BUF}	—		4.7	—	1.3	—	μs	
Noise filter	t _{SP}	—		2t _{CPP} ^{*4}	—	2t _{CPP} ^{*4}	—	ns	

Notes: Only ch.3 and ch.4 are standard mode/fast mode correspondence. In ch.5-ch.8, ch.10, and ch.11, only a standard mode is correspondences.

*1: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA output lines, respectively.

V_P shows that the power-supply voltage of the pull-up resistor and I_{OL} shows the V_{OL} guarantee current.

*2: The maximum t_{HDDAT} only has to be met if the device does not extend the "L" width (t_{LOW}) of the SCL signal.

*3: A fast mode I²C bus device can be used on a standard mode I²C bus system as long as the device satisfies the requirement of

Part number	Sub clock	CSV Initial value	LVD Initial value	Package ^{*2}
MB91F526KCPMC	Yes	ON	ON	LQS • 144 pin, (Lead pitch 0.5mm) Plastic
MB91F526KYCPMC			OFF	
MB91F526KJCPMC		OFF	ON	
MB91F526KLCPMC			OFF	
MB91F525KCPMC		ON	ON	
MB91F525KYCPMC			OFF	
MB91F525KJCPMC		OFF	ON	
MB91F525KLCPMC			OFF	
MB91F524KCPMC		ON	ON	
MB91F524KYCPMC			OFF	
MB91F524KJCPMC		OFF	ON	
MB91F524KLCPMC			OFF	
MB91F523KCPMC		ON	ON	
MB91F523KYCPMC			OFF	
MB91F523KJCPMC		OFF	ON	
MB91F523KLCPMC			OFF	
MB91F522KCPMC		ON	ON	
MB91F522KYCPMC			OFF	
MB91F522KJCPMC		OFF	ON	
MB91F522KLCPMC			OFF	
MB91F526KSCPMC	None	ON	ON	
MB91F526KUCPMC			OFF	
MB91F526KHCPMC		OFF	ON	
MB91F526KKCPMC			OFF	
MB91F525KSCPMC		ON	ON	
MB91F525KUCPMC			OFF	
MB91F525KHCPMC		OFF	ON	
MB91F525KKCPMC			OFF	
MB91F524KSCPMC		ON	ON	
MB91F524KUCPMC			OFF	
MB91F524KHCPMC		OFF	ON	
MB91F524KKCPMC			OFF	
MB91F523KSCPMC		ON	ON	
MB91F523KUCPMC			OFF	
MB91F523KHCPMC		OFF	ON	
MB91F523KKCPMC			OFF	
MB91F522KSCPMC		ON	ON	
MB91F522KUCPMC			OFF	
MB91F522KHCPMC		OFF	ON	
MB91F522KKCPMC			OFF	

Part number	Sub clock	CSV Initial value	LVD Initial value	Package*
MB91F526KWDFMC1	Yes	ON	ON	LQN • 144 pin, (Lead pitch 0.4mm) Plastic
MB91F526KJDPMC1		OFF	ON	
MB91F525KWDFMC1		ON	ON	
MB91F525KJDPMC1		OFF	ON	
MB91F524KWDFMC1		ON	ON	
MB91F524KJDPMC1		OFF	ON	
MB91F523KWDFMC1		ON	ON	
MB91F523KJDPMC1		OFF	ON	
MB91F522KWDFMC1		ON	ON	
MB91F522KJDPMC1		OFF	ON	
MB91F526KSDPMC1	None	ON	ON	LQM • 120 pin, Plastic
MB91F526KHDFMC1		OFF	ON	
MB91F525KSDPMC1		ON	ON	
MB91F525KHDFMC1		OFF	ON	
MB91F524KSDPMC1		ON	ON	
MB91F524KHDFMC1		OFF	ON	
MB91F523KSDPMC1		ON	ON	
MB91F523KHDFMC1		OFF	ON	
MB91F522KSDPMC1		ON	ON	
MB91F522KHDFMC1		OFF	ON	
MB91F526JWDPMC	Yes	ON	ON	LQM • 120 pin, Plastic
MB91F526JJDFMC		OFF	ON	
MB91F525JWDPMC		ON	ON	
MB91F525JJDFMC		OFF	ON	
MB91F524JWDPMC		ON	ON	
MB91F524JJDFMC		OFF	ON	
MB91F523JWDPMC		ON	ON	
MB91F523JJDFMC		OFF	ON	
MB91F522JWDPMC		ON	ON	
MB91F522JJDFMC		OFF	ON	
MB91F526JSDFMC	None	ON	ON	LQM • 120 pin, Plastic
MB91F526JHDFMC		OFF	ON	
MB91F525JSDFMC		ON	ON	
MB91F525JHDFMC		OFF	ON	
MB91F524JSDFMC		ON	ON	
MB91F524JHDFMC		OFF	ON	
MB91F523JSDFMC		ON	ON	
MB91F523JHDFMC		OFF	ON	
MB91F522JSDFMC		ON	ON	
MB91F522JHDFMC		OFF	ON	

Part number	Sub clock	CSV Initial value	LVD Initial value	Package*
MB91F526BWEPMC1	Yes	ON	ON	LQE • 64 pin, Plastic
MB91F526BJEPMC1		OFF	ON	
MB91F525BWEPMC1		ON	ON	
MB91F525BJEPMC1		OFF	ON	
MB91F524BWEPMC1		ON	ON	
MB91F524BJEPMC1		OFF	ON	
MB91F523BWEPMC1		ON	ON	
MB91F523BJEPMC1		OFF	ON	
MB91F522BWEPMC1		ON	ON	
MB91F522BJEPMC1		OFF	ON	
MB91F526BSEPMC1	None	ON	ON	LQE • 64 pin, Plastic
MB91F526BHEPMC1		OFF	ON	
MB91F525BSEPMC1		ON	ON	
MB91F525BHEPMC1		OFF	ON	
MB91F524BSEPMC1		ON	ON	
MB91F524BHEPMC1		OFF	ON	
MB91F523BSEPMC1		ON	ON	
MB91F523BHEPMC1		OFF	ON	
MB91F522BSEPMC1		ON	ON	
MB91F522BHEPMC1		OFF	ON	

*: For details of the package, see "■ PACKAGE DIMENSIONS".

Page	Section	Change Results						
		(Continued) (Correct)						
20	■PIN Description	Pin no.	64	80	100	120	144	176
		Pin Name						
		P025						
		WR1X ^{*4, *5}	-	-	4 ^{*1}	7 ^{*1}	10	12
		SOT4_1						
		PPG25_0						
		TIN2_0						
		P172	-	-	-	-	13	
		PPG38_1						
		P026						
		A00 ^{*3, *4, *5}	-	4 ^{*1}	5 ^{*1}	8 ^{*1}	11	14
		SCK4_1						
		PPG26_0						
		TIN3_0						
		P027						
		A01 ^{*2, *3, *4, *5}	4 ^{*1}	5 ^{*1}	6 ^{*1}	9 ^{*1}	12	15
		SCS40_1						
		PPG27_0						
		TOT0_0						
		RTO3_1						
		P173	-	-	-	-	16	
		PPG39_1						
		P030						
		A02 ^{*4, *5}	-	-	7 ^{*1}	10 ^{*1}	13	17
		SCS41_1						
		PPG28_0						
		TOT1_0						
		P031						
		A03 ^{*3, *4, *5}	-	6 ^{*1}	8 ^{*1}	11 ^{*1}	14	18
		SCS42_1						
		PPG29_0						
		TOT2_0 ^{*3}						
		P032						
		A04 ^{*2, *3, *4, *5}	5 ^{*1}	7 ^{*1}	9 ^{*1}	12 ^{*1}	15	19
		SCS43_1						
		PPG30_0						
		TOT3_0						
		RTO2_1						
		P033						
		A05 ^{*2, *3, *4, *5}	6 ^{*1}	8 ^{*1}	10 ^{*1}	13 ^{*1}	16	20
		PPG31_0						
		ICU3_3						
		TIN4_0						
		RTO1_1						
		SCK3_2						

Page	Section	Change Results
46	■During Power-on	<p>The following sentence modified as following:</p> <p>(Error) To prevent a malfunction of the voltage step-down circuit built in the device, the voltage rising must be monotonic increasing during power-on. Power-on prohibits that the voltage goes up and down and voltage rising stops temporarily.</p> <p>(Correct) To prevent a malfunction of the voltage step-down circuit built in the device, the voltage rising must be monotonic during power-on.</p>
142,143	11. Electrical Characteristics Recommended operating conditions	<p>The following sentence modified as following:</p> <p>(Error) *1: When it is used outside recommended operation guarantee range (range of the operation guarantee), contact your sales representative. Moreover, minimum value with an effective external low-voltage detection reset becomes a voltage until generating low-voltage detection reset.</p> <p>(Correct) *1: When it is used outside recommended operation guarantee range (range of the operation guarantee), contact your sales representative. Detection voltage of the external low voltage detection reset (initial) is 2.8V±8% (2.576V to 3.024V). This detection voltage (2.576V) is below the minimum operation guarantee voltage (2.7V). Between this detection voltage and the minimum operation guarantee voltage, MCU functions are not guaranteed except for the low voltage detector. Note that although the detection level is below the minimum operation guarantee voltage, the LVD reset factor flag is set as the voltage drops below the detection level.</p>
156, 157	11. Electrical Characteristics AC Characteristics	Added (3-2) Power-on Conditions for MB91F52xxxE