



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"


Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	44
Program Memory Size	1.0625MB (1.0625M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 26x12b; D/A 1x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f526bsbpmc1-gs-f4e1

2. Pin Assignment

MB91F52xB

MB91F522B, MB91F523B, MB91F524B, MB91F525B, MB91F526B



* In a single clock product, pin 56 and pin 57 are the general-purpose ports.


(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

7. Block Diagram

MB91F522B, MB91F523B, MB91F524B, MB91F525B, MB91F526B



Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
000E94 _H	—	—	—	—	
000E98 _H	EPFR56 [R/W] B,H,W ----0-0	EPFR57 [R/W] B,H,W ----00-0	EPFR58 [R/W] B,H,W ----00-0	EPFR59 [R/W] B,H,W ----00-0	Extended Port Function Register
000E9C _H	EPFR60 [R/W] B,H,W ----00-0	EPFR61 [R/W] B,H,W ----00-	EPFR62 [R/W] B,H,W ----00-	EPFR63 [R/W] B,H,W ---0000-	
000EA0 _H to 000EBC _H	—	—	—	—	
000EC0 _H	PPER00 [R/W] B,H,W 00000000	PPER01 [R/W] B,H,W 00000000	PPER02 [R/W] B,H,W 00000000	PPER03 [R/W] B,H,W 00000000	Port Pull-up/down Enable Register
000EC4 _H	PPER04 [R/W] B,H,W 00000000	PPER05 [R/W] B,H,W 00000000	PPER06 [R/W] B,H,W 00000000	PPER07 [R/W] B,H,W 00000000	
000EC8 _H	PPER08 [R/W] B,H,W 00000000	PPER09 [R/W] B,H,W 00000000	PPER10 [R/W] B,H,W 00000000	PPER11 [R/W] B,H,W 00000000	
000ECC _H	PPER12 [R/W] B,H,W 00000000	PPER13 [R/W] B,H,W -0000000	PPER14 [R/W] B,H,W ---000--	PPER15 [R/W] B,H,W --00000	
000ED0 _H	—	—	—	—	
000ED4 _H	—	—	—	—	
000ED8 _H	PPER16 [R/W] B,H,W 00000000	PPER17 [R/W] B,H,W 00000000	PPER18 [R/W] B,H,W 00000000	PPER19 [R/W] B,H,W 00000000	
000EDC _H to 000F3C _H	—	—	—	—	Reserved
000F40 _H	PORTEN [R/W] B,H,W -----0	—	—	—	Port Enable Register
000F44 _H	KEYCDR [R/W] H 00000000 00000000		—	—	KeyCodeRegister
000F48 _H to 000F64 _H	—	—	—	—	Reserved
000F68 _H	MSCY6 [R] H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Input Capture 6,7 Cycle measurement data register 67
000F6C _H	MSCY7 [R] H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
000F70 _H	RCRH0 [W] H,W XXXXXXXX	RCRL0 [W] B,H,W XXXXXXXX	UDCRH0 [R] H,W 00000000	UDCRL0 [R] B,H,W 00000000	Up/Down Counter 0	
000F74 _H	CCR0 [R/W] B,H 00000000 -0001000		—	CSR0 [R/W] B 00000000		
000F78 _H to 000F7C _H	—	—	—	—	Reserved	
000F80 _H	RCRH1 [W] H,W XXXXXXXX	RCRL1 [W] B,H,W XXXXXXXX	UDCRH1 [R] H,W 00000000	UDCRL1 [R] B,H,W 00000000	Up/Down Counter 1	
000F84 _H	CCR1 [R/W] B,H 00000000 -0001000		—	CSR1 [R/W] B 00000000		
000F88 _H	—	—	MSCH45 [R] B,H,W 00000000	MSCL45 [R/W] B,H,W -----00	Input Capture 4,5 32-bit ICU Cycle and pulse width measurement control 45	
000F8C _H	—	—	MSCH67 [R] B,H,W 00000000	MSCL67 [R/W] B,H,W -----00	Input Capture 6,7 32-bit ICU Cycle and pulse width measurement control 67	
000F90 _H	OCCP10 [R/W] W 00000000 00000000 00000000 00000000				Output Compare 10,11 32-bit OCU	
000F94 _H	OCCP11 [R/W] W 00000000 00000000 00000000 00000000					
000F98 _H	—	—	OCSH1011 [R/W] B,H,W ---0--00	OCSL1011 [R/W] B,H,W 0000--00	Output Compare 10,11 32-bit OCU	
000F9C _H	—	—	—	OCLS1011 [R/W] B,H,W ----0000	OCU1011 Output level control register	
000FA0 _H	CPCLR5 [R/W] W 11111111 11111111 11111111 11111111				Free-run Timer 5 32-bit FRT	
000FA4 _H	TCDT5 [R/W] W 00000000 00000000 00000000 00000000					
000FA8 _H	TCCSH5 [R/W] B,H,W 0----00	TCCSL5 [R/W] B,H,W -1-00000	—	—		
000FAC _H to 000FCC _H	—	—	—	—	Reserved	

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
001840 _H	SCR6/(IBCR6) [R/W] B,H,W 0--00000	SMR6[R/W] B,H,W 000-00-0	SSR6[R/W] B,H,W 0-000011	ESCR6/(IBSR6)[R/W]] B,H,W 00000000	Multi-UART6	
001844 _H	— /(RDR16/(TDR16))[R/W] B,H,W ----- ----- * ³		RDR06/(TDR06)[R/W] B,H,W -----0 00000000 * ¹		<p>Multi-UART6</p> <p>*1: Byte access is possible only for access to lower 8 bits.</p> <p>*2: Reserved because I²C mode is not set immediately after reset.</p> <p>*3: Reserved because CSIO mode is not set immediately after reset.</p> <p>*4: Reserved because LIN2.1 mode is not set immediately after reset.</p>	
001848 _H	SACSR6[R/W] B,H,W 0---000 00000000			STMR6[R] B,H,W 00000000 00000000		
00184C _H	STMCR6[R/W] B,H,W 00000000 00000000		— /(SCSCR6/SFUR6)[R/W] B,H,W ----- ----- * ³ * ⁴			
001850 _H	— /(SCSTR36)/ (LAMSR6) [R/W] B,H,W ----- * ³	— /(SCSTR26)/ (LAMCR6) [R/W] B,H,W ----- * ³	— /(SCSTR16)/ (SFLR16) [R/W] B,H,W ----- * ³	— /(SCSTR06)/ (SFLR06) [R/W] B,H,W ----- * ³		
001854 _H	—	— /(SCSFR26) [R/W] B,H,W ----- * ³	— /(SCSFR16) [R/W] B,H,W ----- * ³	— /(SCSFR06) [R/W] B,H,W ----- * ³		
001858 _H	—/(TBYTE36)/ (LAMESR6) [R/W] B,H,W ----- * ³	—/(TBYTE26)/ (LAMERT6) [R/W] B,H,W ----- * ³	—/(TBYTE16)/ (LAMIER6) [R/W] B,H,W ----- * ³	TBYTE06/(LAMRID6) / (LAMTID6) [R/W] B,H,W 00000000		
00185C _H	BGR6[R/W] H, W 00000000 00000000		— /(ISMK6)[R/W] B,H,W ----- * ²	— /(ISBA6)[R/W] B,H,W ----- * ²		
001860 _H	FCR16[R/W] B,H,W ---00100	FCR06[R/W] B,H,W -0000000	FBYTE6[R/W] B,H,W 00000000 00000000			
001864 _H	FTICR6[R/W] B,H,W 00000000 00000000		—	—		
001868 _H	SCR7/(IBCR7) [R/W] B,H,W 0--00000	SMR7[R/W] B,H,W 000-00-0	SSR7[R/W] B,H,W 0-000011	ESCR7/(IBSR7)[R/W]] B,H,W 00000000	Multi-UART7	
00186C _H	— /(RDR17/(TDR17))[R/W] B,H,W ----- ----- * ³		RDR07/(TDR07)[R/W] B,H,W -----0 00000000 * ¹		*1: Byte access is possible only for access to lower 8 bits.	
001870 _H	SACSR7[R/W] B,H,W 0---000 00000000		STMR7[R] B,H,W 00000000 00000000		*2: Reserved because I ² C mode is not set immediately after reset.	
001874 _H	STMCR7[R/W] B,H,W 00000000 00000000		— /(SCSCR7/SFUR7)[R/W] B,H,W ----- ----- * ³ * ⁴			

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
001878H	— /(SCSTR37)/ (LAMSR7) [R/W] B,H,W ----- ^{*3}	— /(SCSTR27)/ (LAMCR7) [R/W] B,H,W ----- ^{*3}	— /(SCSTR17)/ (SFLR17) [R/W] B,H,W ----- ^{*3}	— /(SCSTR07)/ (SFLR07) [R/W] B,H,W ----- ^{*3}	Multi-UART7 *3: Reserved because CSIO mode is not set immediately after reset.	
00187CH	—	— /(SCSFR27) [R/W] B,H,W ----- ^{*3}	— /(SCSFR17) [R/W] B,H,W ----- ^{*3}	— /(SCSFR07) [R/W] B,H,W ----- ^{*3}		
001880H	—/(TBYTE37)/ (LAMESR7) [R/W] B,H,W ----- ^{*3}	—/(TBYTE27)/ (LAMERT7) [R/W] B,H,W ----- ^{*3}	—/(TBYTE17)/ (LAMIERT7) [R/W] B,H,W ----- ^{*3}	TBYTE07/(LAMRID7) / (LAMTID7) [R/W] B,H,W 00000000		
001884H	BGR7[R/W] H, W 00000000 00000000		— /(ISMK7)[R/W] B,H,W ----- ^{*2}	— /(ISBA7)[R/W] B,H,W ----- ^{*2}	Multi-UART7	
001888H	FCR17[R/W] B,H,W ---00100	FCR07[R/W] B,H,W -0000000	FBYTE7[R/W] B,H,W 00000000 00000000			
00188CH	FTICR7[R/W] B,H,W 00000000 00000000		—	—		
001890H	SCR8/(IBCR8) [R/W] B,H,W 0--00000	SMR8[R/W] B,H,W 000-00-0	SSR8[R/W] B,H,W 0-000011	ESCR8/(IBSR8)[R/W]] B,H,W 00000000	Multi-UART8 *1: Byte access is possible only for access to lower 8 bits.	
001894H	— /(RDR18/(TDR18))[R/W] B,H,W ----- ^{*3}		RDR08/(TDR08)[R/W] B,H,W -----0 00000000 ^{*1}			
001898H	SACSR8[R/W] B,H,W 0---000 00000000		STMR8[R] B,H,W 00000000 00000000		*2: Reserved because I ² C mode is not set immediately after reset. *3: Reserved because CSIO mode is not set immediately after reset. *4: Reserved because LIN2.1 mode is not set immediately after reset.	
00189CH	STMCR8[R/W] B,H,W 00000000 00000000		— /(SCSCR8/SFUR8)[R/W] B,H,W ----- ^{*3 *4}			
0018A0H	— /(SCSTR38)/ (LAMSR8) [R/W] B,H,W ----- ^{*3}	— /(SCSTR28)/ (LAMCR8) [R/W] B,H,W ----- ^{*3}	— /(SCSTR18)/ (SFLR18) [R/W] B,H,W ----- ^{*3}	— /(SCSTR08)/ (SFLR08) [R/W] B,H,W ----- ^{*3}		
0018A4H	—	— /(SCSFR28) [R/W] B,H,W ----- ^{*3}	— /(SCSFR18) [R/W] B,H,W ----- ^{*3}	— /(SCSFR08) [R/W] B,H,W ----- ^{*3}		
0018A8H	—/(TBYTE38)/ (LAMESR8) [R/W] B,H,W ----- ^{*3}	—/(TBYTE28)/ (LAMERT8) [R/W] B,H,W ----- ^{*3}	—/(TBYTE18)/ (LAMIERT8) [R/W] B,H,W ----- ^{*3}	TBYTE08/(LAMRID8) / (LAMTID8) [R/W] B,H,W 00000000	*4: Reserved because LIN2.1 mode is not set immediately after reset.	
0018ACH	BGR8[R/W] H,W 00000000 00000000		— /(ISMK8)[R/W] B,H,W ----- ^{*2}	— /(ISBA8)[R/W] B,H,W ----- ^{*2}		

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
0018B0 _H	FCR18[R/W] B,H,W ---00100	FCR08[R/W] B,H,W -0000000	FBYTE8[R/W] B,H,W 00000000 00000000		Multi-UART8
0018B4 _H	FTICR8[R/W] B,H,W 00000000 00000000		—	—	
0018B8 _H	SCR9/(IBCR9) [R/W] B,H,W 0--00000	SMR9[R/W] B,H,W 000-00-0	SSR9[R/W] B,H,W 0-000011	ESCR9/(IBSR9)[R/W]] B,H,W 00000000	Multi-UART9
0018BC _H	— /(RDR19/(TDR19))[R/W] B,H,W ----- * ₃		RDR09/(TDR09)[R/W] B,H,W -----0 00000000 * ₁		
0018C0 _H	SACSR9[R/W] B,H,W 0---000 00000000		STMR9[R] B,H,W 00000000 00000000		*1: Byte access is possible only for access to lower 8 bits.
0018C4 _H	STMCR9[R/W] B,H,W 00000000 00000000		— /(SCSCR9/SFUR9)[R/W] B,H,W ----- * ₃ * ₄		
0018C8 _H	— /(SCSTR39)/ (LAMSR9) [R/W] B,H,W ----- * ₃	— /(SCSTR29)/ (LAMCR9) [R/W] B,H,W ----- * ₃	— /(SCSTR19)/ (SFLR19) [R/W] B,H,W ----- * ₃	— /(SCSTR09)/ (SFLR09) [R/W] B,H,W ----- * ₃	*2: Reserved because I ² C mode is not set immediately after reset.
0018CC _H	—	— /(SCSFR29) [R/W] B,H,W ----- * ₃	— /(SCSFR19) [R/W] B,H,W ----- * ₃	— /(SCSFR09) [R/W] B,H,W ----- * ₃	*3: Reserved because CSIO mode is not set immediately after reset.
0018D0 _H	—/(TBYTE39)/ (LAMESR9) [R/W] B,H,W ----- * ₃	—/(TBYTE29)/ (LAMERT9) [R/W] B,H,W ----- * ₃	—/(TBYTE19)/ (LAMIERT9) [R/W] B,H,W ----- * ₃	TBYTE09/(LAMRID9) / (LAMTID9) [R/W] B,H,W 00000000	*4: Reserved because LIN2.1 mode is not set immediately after reset.
0018D4 _H	BGR9[R/W] H, W 00000000 00000000		— /(ISMK9)[R/W] B,H,W ----- * ₂	— /(ISBA9)[R/W] B,H,W ----- * ₂	
0018D8 _H	FCR19[R/W] B,H,W ---00100	FCR09[R/W] B,H,W -0000000	FBYTE9[R/W] B,H,W 00000000 00000000		Multi-UART10
0018DC _H	FTICR9[R/W] B,H,W 00000000 00000000		—	—	
0018E0 _H	SCR10/(IBCR10) [R/W] B,H,W 0--00000	SMR10[R/W] B,H,W 000-00-0	SSR10[R/W] B,H,W 0-000011	ESCR10/(IBSR10) [R/W] B,H,W 00000000	*1: Byte access is possible only for access to lower 8 bits.
0018E4 _H	— /(RDR110/(TDR110))[R/W] B,H,W ----- * ₃		RDR010/(TDR010)[R/W] B,H,W -----0 00000000 * ₁		
0018E8 _H	SACSR10[R/W] B,H,W 0---000 00000000		STMR10[R] B,H,W 00000000 00000000		*2: Reserved because I ² C mode is not set immediately after reset.
0018EC _H	STMCR10[R/W] B,H,W 00000000 00000000		— /(SCSCR10/SFUR10)[R/W] B,H,W ----- * ₃ * ₄		

10. Interrupt Vector Table

This list shows the assignments of interrupt factors and interrupt vectors/interrupt control registers.

**Interrupt vector
64 pins**

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexa decimal				
Reset	0	0	-	3FC _H	000FFFFC _H	-
System reserved	1	1	-	3F8 _H	000FFFF8 _H	-
System reserved	2	2	-	3F4 _H	000FFFF4 _H	-
System reserved	3	3	-	3F0 _H	000FFFF0 _H	-
System reserved	4	4	-	3EC _H	000FFFECH	-
FPU exception	5	5	-	3E8 _H	000FFFE8 _H	-
Exception of instruction access protection violation	6	6	-	3E4 _H	000FFFE4 _H	-
Exception of data access protection violation	7	7	-	3E0 _H	000FFFE0 _H	-
Data access error interrupt	8	8	-	3DC _H	000FFFDC _H	-
INTE instruction	9	9	-	3D8 _H	000FFFD8 _H	-
Instruction break	10	0A	-	3D4 _H	000FFFD4 _H	-
System reserved	11	0B	-	3D0 _H	000FFFD0 _H	-
System reserved	12	0C	-	3CC _H	000FFFCCh	-
System reserved	13	0D	-	3C8 _H	000FFFC8 _H	-
Exception of invalid instruction	14	0E	-	3C4 _H	000FFFC4 _H	-
NMI request	15	0F	15 (F _H) Fixed	3C0 _H	000FFFC0 _H	-
Error generation during internal bus diagnosis						
XBS RAM double-bit error generation						
Backup RAM double-bit error generation						
TPU violation						
External interrupt 0-7	16	10	ICR00	3BC _H	000FFFBC _H	0
External interrupt 8-15	17	11	ICR01	3B8 _H	000FFF8 _H	1* ⁷
External low-voltage detection interrupt						
Reload timer 0/1/4/5	18	12	ICR02	3B4 _H	000FFF4 _H	2* ²
Reload timer 3/6/7	19	13	ICR03	3B0 _H	000FFF0 _H	3* ²
Multi-function serial interface ch.0 (reception completed)	20	14	ICR04	3AC _H	000FFFAC _H	4* ¹
Multi-function serial interface ch.0 (status)						
Multi-function serial interface ch.0 (transmission completed)	21	15	ICR05	3A8 _H	000FFFA8 _H	5* ¹
-	22	16	ICR06	3A4 _H	000FFFA4 _H	-* ⁶
-	23	17	ICR07	3A0 _H	000FFFA0 _H	-* ⁶
-	24	18	ICR08	39C _H	000FFF9C _H	-* ⁶
-	25	19	ICR09	398 _H	000FFF98 _H	-* ⁶
Multi-function serial interface ch.3 (reception completed)	26	1A	ICR10	394 _H	000FFF94 _H	10* ¹
Multi-function serial interface ch.3 (status)						
Multi-function serial interface ch.3 (transmission completed)	27	1B	ICR11	390 _H	000FFF90 _H	11

120 pins

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexadecimal				
Reset	0	0	-	3FC _H	000FFFFC _H	-
System reserved	1	1	-	3F8 _H	000FFFF8 _H	-
System reserved	2	2	-	3F4 _H	000FFFF4 _H	-
System reserved	3	3	-	3F0 _H	000FFFF0 _H	-
System reserved	4	4	-	3EC _H	000FFFFE _H	-
FPU exception	5	5	-	3E8 _H	000FFFFE8 _H	-
Exception of instruction access protection violation	6	6	-	3E4 _H	000FFFE4 _H	-
Exception of data access protection violation	7	7	-	3E0 _H	000FFFE0 _H	-
Data access error interrupt	8	8	-	3DC _H	000FFFDC _H	-
INTE instruction	9	9	-	3D8 _H	000FFFD8 _H	-
Instruction break	10	0A	-	3D4 _H	000FFFD4 _H	-
System reserved	11	0B	-	3D0 _H	000FFFDO _H	-
System reserved	12	0C	-	3CC _H	000FFFCC _H	-
System reserved	13	0D	-	3C8 _H	000FFFCC8 _H	-
Exception of invalid instruction	14	0E	-	3C4 _H	000FFFC4 _H	-
NMI request	15	0F	15 (F _H) Fixed	3C0 _H	000FFFC0 _H	-
Error generation during internal bus diagnosis						
XBS RAM double-bit error generation						
Backup RAM double-bit error generation						
TPU violation						
External interrupt 0-7	16	10	ICR00	3BC _H	000FFFBC _H	0
External interrupt 8-15	17	11	ICR01	3B8 _H	000FFFB8 _H	1* ⁷
External low-voltage detection interrupt						
Reload timer 0/1/4/5	18	12	ICR02	3B4 _H	000FFFB4 _H	2* ²
Reload timer 2/3/6/7	19	13	ICR03	3B0 _H	000FFFB0 _H	3* ²
Multi-function serial interface ch.0 (reception completed)	20	14	ICR04	3AC _H	000FFFAC _H	4* ¹
Multi-function serial interface ch.0 (status)						
Multi-function serial interface ch.0 (transmission completed)	21	15	ICR05	3A8 _H	000FFFA8 _H	5* ¹
Multi-function serial interface ch.1 (reception completed)	22	16	ICR06	3A4 _H	000FFFA4 _H	6* ¹
Multi-function serial interface ch.1 (status)						
Multi-function serial interface ch.1 (transmission completed)	23	17	ICR07	3A0 _H	000FFFA0 _H	7* ¹
Multi-function serial interface ch.2 (reception completed)	24	18	ICR08	39C _H	000FFF9C _H	8* ¹
Multi-function serial interface ch.2 (status)						
Multi-function serial interface ch.2 (transmission completed)	25	19	ICR09	398 _H	000FFF98 _H	9* ¹
Multi-function serial interface ch.3 (reception completed)	26	1A	ICR10	394 _H	000FFF94 _H	10* ¹
Multi-function serial interface ch.3 (status)						

11. Electrical Characteristics

Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage * ^{1,*2}	V _{CC}	V _{SS} -0.3	V _{SS} +6.0	V	
Analog power supply voltage * ^{1,*2}	AV _{CC}	V _{SS} -0.3	V _{SS} +6.0	V	AVRH ≤ AV _{CC} ≤ V _{CC}
Analog reference voltage * ¹	AVRH	V _{SS} -0.3	V _{SS} +6.0	V	AVRH ≤ AV _{CC}
Input voltage * ¹	V _I	V _{SS} -0.3	V _{CC} +0.3	V	
Analog pin input voltage * ¹	V _{IA5}	V _{SS} -0.3	V _{CC} +0.3	V	
Output voltage * ¹	V _O	V _{SS} -0.3	V _{CC} +0.3	V	
Maximum clamp current	I _{CLAMP}	-	4.0	mA	*6
Total maximum clamp current	Σ I _{CLAMP}	-	20	mA	*6
"L" level maximum output current * ³	I _{OL1}	-	15	mA	
	I _{OL2}	-	30	mA	
"L" level average output current * ⁴	I _{OLAV1}	-	4	mA	*9
	I _{OLAV2}	-	12	mA	*10
"L" level total output current * ⁵	ΣI _{OL1}	-	100	mA	
	ΣI _{OL2}	-	120	mA	
"H" level maximum output current * ³	I _{OH1}	-	-15	mA	
	I _{OH2}	-	-30	mA	
"H" level average output current * ⁴	I _{OHAV1}	-	-4	mA	*9
	I _{OHAV2}	-	-12	mA	*10
"H" level total output current * ⁵	ΣI _{OH1}	-	-100	mA	
	ΣI _{OH2}	-	-120	mA	
Power consumption	T _A : -40°C to +105°C	P _D	-	882	mW
	T _A : -40°C to +125°C		-	675	mW
Operating temperature	T _A	-40	+105	°C	
		-40	+125	°C	*7
Storage temperature	T _{STG}	-55	+150	°C	

*1: These parameters are based on the condition that V_{SS}=AV_{SS}=0.0V

*2: Caution must be taken that AV_{CC}, AVRH do not exceed V_{CC} upon power-on and under other circumstances.

*3: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

*4: The average output current is defined as the value of the average current flowing through any one of the corresponding pins for a 10 ms period. The average value is the operation current × the operation ratio.

*5: The total output current is defined as the maximum current value flowing through all of corresponding pins.

*6: · Corresponding pins: all general-purpose ports except P035, 041, 093, 122.

· Use within recommended operating conditions.

· Use at DC voltage (current).

· The + B signal should always be applied by connecting a limiting resistor between the + B signal and the microcontroller.

· The value of the limiting resistor should be set so that the current input to the microcontroller pin does not exceed rated values at any time regardless of instantaneously or constantly when the + B signal is input.

· Note that when the microcontroller drive current is low, such as in the low power consumption modes, the + B input potential can increase the potential at the V_{CC} pin via a protective diode, possibly affecting other devices.

· Note that if the + B signal is input when the microcontroller is off (not fixed at 0 V), since the power is supplied through the pin, the microcontroller may operate incompletely.

· Note that if the +B signal is input at power-on, since the power is supplied through the pin, the power-on reset may not function in the power supply voltage.

· Do not leave + B input pins open.

*7: When it is used under this condition, contact your sales representative.

(4-1-4) Bit setting: SMR : MD2=0, SMR:MD1=1, SMR : MD0=0, SMR:SCINV=1, SCR:SPI=1
 (T_A: -40°C to +125°C, V_{CC}=AV_{CC}=5.0V±10%/V_{CC}=AV_{CC}=3.3V±0.3V, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
				Min	Max			
Serial clock cycle time	t _{SCYC}	SCK0 to SCK11	-	4t _{CPP}	-	ns	Internal shift clock mode output pin : C _L =50pF	
SCK↓→ SOT delay time	t _{SLovi}	SCK0 to SCK2, SCK5 to SCK11 SOT0 to SOT2, SOT5 to SOT11		-30	30	ns		
		SCK3 , SCK4 SOT3 , SOT4		-300	300	ns		
Valid SIN → SCK↑setup time	t _{IVSHI}	SCK0 to SCK2, SCK5 to SCK11 SIN0 to SIN2, SIN5 to SIN11		34	-	ns		
		SCK3 , SCK4 SIN3 , SIN4		300	-	ns		
SCK↑→ Valid SIN hold time	t _{SHIXI}	SCK0 to SCK11 SIN0 to SIN11		0	-	ns		
SOT→SCK↑ delay time	t _{SOVHI}	SCK0 to SCK11 SOT0 to SOT11		2t _{CPP} -30	-	ns		
Serial clock "H"pulse width	t _{SHSL}	SCK0 to SCK11	-	t _{CPP} +10	-	ns	External shift clock mode output pin: C _L =50pF	
Serial clock "L" pulse width	t _{SLSH}			2t _{CPP} -10	-	ns		
SCK↓→ SOT delay time	t _{SLove}	SCK0 to SCK2, SCK5 to SCK11 SOT0 to SOT2, SOT5 to SOT11		-	33	ns		
		SCK3 , SCK4 SOT3 , SOT4		-	300	ns		
Valid SIN → SCK↑setup time	t _{IVSHE}	SCK0 to SCK11 SIN0 to SIN11		10	-	ns		
SCK↑→ Valid SIN hold time	t _{SHIXE}			20	-	ns		
SCK fall time	t _F	SCK0 to SCK11		-	5	ns		
SCK rise time	t _R	SCK0 to SCK11		-	5	ns		


Notes:

AC characteristic in CLK synchronized mode.

C_L is the load capacitance applied to pins during testing.

The maximum baud rate is limited by internal operation clock used and other parameters. Please use ch.3 and ch.4 with maximum baud rate 400kbps or less.

See Hardware Manual for details.



When Serial chip select is used , Serial clock output mark level "H"
,Serial chip select Inactive level "H"

Internal shift clock mode , Example of switching clock by round operation (x,y=0,1,2,3)

(4-1-6) Bit setting: SMR:MD2=0, SMR:MD1=1, SMR:MD0=0,

When Serial chip select is used : SCSCR:CSEN=1,

Serial clock output mark level "L" : SMR,SCSFR:SCINV=1,

Serial chip select Inactive level "H" : SCSCR,SCSFR:CSLVL=1

(T_A : -40°C to +125°C, $V_{CC}=AV_{CC}=5.0V \pm 10\%$, $V_{CC}=AV_{CC}=3.3V \pm 0.3V$, $V_{SS}=AV_{SS}=0.0V$)


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS↓→SCK↑ setup time	t_{CSSI}	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	$t_{CSSU-50}$ _{*1}	t_{CSSU+0} _{*1}	ns	Internal shift clock mode output pin : $C_L=50pF$
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		$t_{CSSU-50}$ _{*1}	$t_{CSSU+300}$ _{*1}	ns	
SCK↓→SCS↑ hold time	t_{CSHI}	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	$t_{CSHD-10}$ _{*2}	$t_{CSHD+50}$ _{*2}	ns	Internal shift clock mode output pin : $C_L=50pF$
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		$t_{CSHD-300}$ _{*2}	$t_{CSHD+50}$ _{*2}	ns	
SCS deselect time	t_{CSDI}	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	$t_{CSDS-50}$ _{*3}	$t_{CSDS+50}$ _{*3}	ns	

(7) NMI input timing

($T_A: -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 5.0\text{V} \pm 10\%$ / $V_{CC} = AV_{CC} = 3.3\text{V} \pm 0.3\text{V}$, $V_{SS} = AV_{SS} = 0.0\text{V}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{NMIIL}	NMIX	-	$4t_{CPP}$	-	ns	

- NMIX input timing



(8) Low voltage detection (External low-voltage detection)

($T_A: -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{SS} = AV_{SS} = 0.0\text{V}$)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply voltage range	V_{DP5}		-	2.7	-	5.5	V	
Detection voltage ^{*3}	V_{DL}	VCC	^{*1}	-8%	$LVD5F_SEL[3:0]$	+8%	V	LVD5F_SEL[3:0] are programmable. Refer to the hardware manual.
Hysteresis width	V_{HYS}			-	0.1	-	V	When power-supply voltage rises
Low voltage detection time	T_d	-		-	-	30	μs	
Power supply voltage regulation	-	VCC	-	-2	-	2	V/ms	^{*2}

*1: If the fluctuation of the power supply is faster than the low voltage detection time, there is a possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

*2: Please suppress the change of the power supply within the range of the power-supply voltage regulation to do a low voltage detection by detecting voltage (V_{DL}).


*3: The initial detection voltage of the external low voltage detection is $2.8\text{V} \pm 8\%$ (2.576V to 3.024V).

This LVD setting cannot be used to reliably generate a reset before voltage dips below minimum guaranteed MCU operation voltage, as this detection level is below the minimum guaranteed MCU operation voltage (2.7V).

Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.

Part number	Sub clock	CSV Initial value	LVD Initial value	Package*
MB91F526FWEPMC	Yes	ON	ON	LQI • 100 pin, Plastic
MB91F526FJEPMC		OFF	ON	
MB91F525FWEPMC		ON	ON	
MB91F525FJEPMC		OFF	ON	
MB91F524FWEPMC		ON	ON	
MB91F524FJEPMC		OFF	ON	
MB91F523FWEPMC		ON	ON	
MB91F523FJEPMC		OFF	ON	
MB91F522FWEPMC		ON	ON	
MB91F522FJEPMC		OFF	ON	
MB91F526FSEPMC	None	ON	ON	LQH • 80 pin, Plastic
MB91F526FHEPMC		OFF	ON	
MB91F525FSEPMC		ON	ON	
MB91F525FHEPMC		OFF	ON	
MB91F524FSEPMC		ON	ON	
MB91F524FHEPMC		OFF	ON	
MB91F523FSEPMC		ON	ON	
MB91F523FHEPMC		OFF	ON	
MB91F522FSEPMC		ON	ON	
MB91F522FHEPMC		OFF	ON	
MB91F526DWEPMC	Yes	ON	ON	LQH • 80 pin, Plastic
MB91F526DJEPMC		OFF	ON	
MB91F525DWEPMC		ON	ON	
MB91F525DJEPMC		OFF	ON	
MB91F524DWEPMC		ON	ON	
MB91F524DJEPMC		OFF	ON	
MB91F523DWEPMC		ON	ON	
MB91F523DJEPMC		OFF	ON	
MB91F522DWEPMC		ON	ON	
MB91F522DJEPMC		OFF	ON	
MB91F526DSEPMC	None	ON	ON	LQH • 80 pin, Plastic
MB91F526DHEPMC		OFF	ON	
MB91F525DSEPMC		ON	ON	
MB91F525DHEPMC		OFF	ON	
MB91F524DSEPMC		ON	ON	
MB91F524DHEPMC		OFF	ON	
MB91F523DSEPMC		ON	ON	
MB91F523DHEPMC		OFF	ON	
MB91F522DSEPMC		ON	ON	
MB91F522DHEPMC		OFF	ON	

LQM120 , 120 Lead Plastic Low Profile Quad Flat Package




PACKAGE	LQM120		
SYMBOL	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.05	—	0.15
b	0.17	0.22	0.27
c	0.115	—	0.195
D	18.00 BSC.		
D1	16.00 BSC.		
e	0.50 BSC		
E	18.00 BSC.		
E1	16.00 BSC.		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
aaa	—	—	0.20
bbb	—	—	0.10
ccc	—	—	0.08
ddd	—	—	0.08
N	120		

NOTES

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
 - ▲ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
 - ▲ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
 - ▲ TO BE DETERMINED AT SEATING PLANE C.
 - ▲ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
 - ▲ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
 - ▲ REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
 - ▲ DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
 - ▲ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
 - ▲ A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

Rev. A

Page	Section	Change Results
14	■Pin Assignment MB91F52xD	<p>Signals indicated by the shading below deleted in Figure. - Left side</p> <p style="text-align: center;">↓</p> <div style="display: flex; align-items: center;"> <div style="flex-grow: 1; margin-right: 20px;"> <p>VSS 1 P020/SIN3_1/TRG3_0/TIN0_2/RTO5_1 P024/SIN4_1/PPG24_0/TIN1_0/RTO4_1/INT15_0 P026/SCK4_1/PPG26_0/TIN3_0 P027/SCS40_1/PPG27_0/TOT0_0/RTO3_1 P031/SCS42_1/PPG29_0/TOT1_0 P032/SCS43_1/PPG30_0/TOT3_0/RTO2_1 P033/PPG31_0/ICU3_3/TIN4_0/RTO1_1/SCK3_2 P034/OCU11_1/ICU2_3/TIN5_0/RTO0_1/SOT3_2 P151/SCK8_0/SCL8/OCU5_1/TRG7_0/ICU0_3/TIN7_0/ZIN0_2/DITI1_1 P035/SIN8_0/OCU8_1/TOT4_0/AIN0_0/INT11_0 P036/SCS8_0/OCU7_1/TOT5_0/BIN0_0 P040/PPG23_1/TOT7_0/AIN1_0/SIN0_1 P041/SIN9_0/ICU9_1/BIN1_0/INT12_0 P042/SOT9_0/AN47/ICU8_1/TRG0_1/ZIN1_0 P044/SCS9_0/ICU6_1/TRG2_1 P045/SCK9_0/AN46/ICU5_1/TRG3_1/TOT1_2 P047/AN45/TRG8_0/TIN3_2/SOT0_1 P053/AN44/PPG35_0/INT14_1/SCK0_1 VCC 20</p> </div> <div style="flex-grow: 1; position: relative;">  </div> </div>

Page	Section	Change Results																																													
29	■PIN Description	A List of "Pin Description" modified. (Error) <table border="1"> <thead> <tr> <th colspan="6">Pin no.</th> <th rowspan="2">Pin Name</th> </tr> <tr> <th>64</th> <th>80</th> <th>100</th> <th>120</th> <th>144</th> <th>176</th> </tr> </thead> <tbody> <tr> <td>34</td> <td>42</td> <td>52</td> <td>62</td> <td>77</td> <td>96</td> <td>P093 TX0_1 SIN11_0 AN7 ICU4_2 PPG16_1 ICU3_0 TOT2_1</td> </tr> </tbody> </table> (Correct) <table border="1"> <thead> <tr> <th colspan="6">Pin no.</th> <th rowspan="2">Pin Name</th> </tr> <tr> <th>64</th> <th>80</th> <th>100</th> <th>120</th> <th>144</th> <th>176</th> </tr> </thead> <tbody> <tr> <td>34^{*1}</td> <td>42^{*1}</td> <td>52</td> <td>62</td> <td>77</td> <td>96</td> <td>P093 TX0_1 SIN11_0 AN7 ICU4_2 PPG16_1 ICU3_0 TOT2_1^{*2, *3}</td> </tr> </tbody> </table>						Pin no.						Pin Name	64	80	100	120	144	176	34	42	52	62	77	96	P093 TX0_1 SIN11_0 AN7 ICU4_2 PPG16_1 ICU3_0 TOT2_1	Pin no.						Pin Name	64	80	100	120	144	176	34 ^{*1}	42 ^{*1}	52	62	77	96	P093 TX0_1 SIN11_0 AN7 ICU4_2 PPG16_1 ICU3_0 TOT2_1 ^{*2, *3}
Pin no.						Pin Name																																									
64	80	100	120	144	176																																										
34	42	52	62	77	96	P093 TX0_1 SIN11_0 AN7 ICU4_2 PPG16_1 ICU3_0 TOT2_1																																									
Pin no.						Pin Name																																									
64	80	100	120	144	176																																										
34 ^{*1}	42 ^{*1}	52	62	77	96	P093 TX0_1 SIN11_0 AN7 ICU4_2 PPG16_1 ICU3_0 TOT2_1 ^{*2, *3}																																									

Page	Section	Change Results																																																																																				
125	■Interrupt Vector Table	<p>The following sentence deleted from Interrupt vector 80pins.</p> <p>(Error) *5: It does not support the DMA transfer by the interrupt because of the RAM ECC bit error.</p>																																																																																				
129	■Interrupt Vector Table	<p>The interrupt factor in Interrupt vector 100pin modified as follows:</p> <p>(Error)</p> <table border="1" data-bbox="731 650 1373 783"> <tr> <td>Base timer 0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>IRQ0</td> <td>60</td> <td>3</td> <td>ICR</td> <td>000F</td> <td>FF0C</td> <td>44</td> </tr> <tr> <td>Base timer 0</td> <td></td> <td>C</td> <td>44</td> <td>30CH</td> <td>H</td> <td></td> </tr> <tr> <td>IRQ1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table> <p>(Correct)</p> <table border="1" data-bbox="731 840 1373 946"> <tr> <td>-</td> <td>60</td> <td>3</td> <td>ICR</td> <td>000F</td> <td>FF0C</td> <td>44</td> </tr> <tr> <td>-</td> <td></td> <td>C</td> <td>44</td> <td>30CH</td> <td>H</td> <td></td> </tr> </table>	Base timer 0							IRQ0	60	3	ICR	000F	FF0C	44	Base timer 0		C	44	30CH	H		IRQ1							-	60	3	ICR	000F	FF0C	44	-		C	44	30CH	H																																											
Base timer 0																																																																																						
IRQ0	60	3	ICR	000F	FF0C	44																																																																																
Base timer 0		C	44	30CH	H																																																																																	
IRQ1																																																																																						
-	60	3	ICR	000F	FF0C	44																																																																																
-		C	44	30CH	H																																																																																	
129	■Interrupt Vector Table	<p>The interrupt factor in Interrupt vector 100pin modified as follows:</p> <p>(Error)</p> <table border="1" data-bbox="731 1100 1373 1305"> <tr> <td>Base timer 1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>IRQ0</td> <td>61</td> <td>3D</td> <td>ICR</td> <td>000F</td> <td>FF08H</td> <td>45</td> </tr> <tr> <td>Base timer 1</td> <td></td> <td></td> <td>45</td> <td>308H</td> <td>H</td> <td></td> </tr> <tr> <td>IRQ1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table> <p>(Correct)</p> <table border="1" data-bbox="731 1362 1373 1567"> <tr> <td>Base timer 1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>IRQ0</td> <td>61</td> <td>3D</td> <td>ICR</td> <td>000F</td> <td>FF08</td> <td>45</td> </tr> <tr> <td>Base timer 1</td> <td></td> <td></td> <td>45</td> <td>308H</td> <td>H</td> <td></td> </tr> <tr> <td>IRQ1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table>	Base timer 1							IRQ0	61	3D	ICR	000F	FF08H	45	Base timer 1			45	308H	H		IRQ1							-							-							Base timer 1							IRQ0	61	3D	ICR	000F	FF08	45	Base timer 1			45	308H	H		IRQ1							-							-						
Base timer 1																																																																																						
IRQ0	61	3D	ICR	000F	FF08H	45																																																																																
Base timer 1			45	308H	H																																																																																	
IRQ1																																																																																						
-																																																																																						
-																																																																																						
Base timer 1																																																																																						
IRQ0	61	3D	ICR	000F	FF08	45																																																																																
Base timer 1			45	308H	H																																																																																	
IRQ1																																																																																						
-																																																																																						
-																																																																																						
129	■Interrupt Vector Table	<p>The following sentence deleted from Interrupt vector 100pins.</p> <p>(Error) *5: It does not support the DMA transfer by the interrupt because of the RAM ECC bit error.</p>																																																																																				