



Welcome to [E-XFL.COM](#)

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "Embedded - Microcontrollers"

##### Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	56
Program Memory Size	1.0625MB (1.0625M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x12b; D/A 1x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb91f526dwbpmc-gse2">https://www.e-xfl.com/product-detail/infineon-technologies/mb91f526dwbpmc-gse2</a>

- D/A converter (R-2R type)
  - 8-bit resolution : 2ch
- External interrupt input: 8 channels × 2 units total  
16 channels
  - Level ("H" / "L"), or edge detection (rising or falling) enabled
- Multi-function serial communication (built-in transmission/reception FIFO memory) : Max.12 channels
  - 5V tolerant input: 4 channels ch.6, ch.8, ch.9, ch.11  
CMOS hysteresis input  
< UART (Asynchronous serial interface) >
  - Full-duplex double buffering system, 64-step transmission FIFO memory, 64-step reception FIFO memory
  - Parity or no parity is selectable.
  - Built-in dedicated baud rate generator
  - An external clock can be used as the transfer clock
  - Parity, frame, and overrun error detection functions provided
  - DMA transfer support  
<CSIO (Synchronous serial interface) >
  - Full-duplex double buffering system, 64-step transmission FIFO memory, 64-step reception FIFO memory
  - SPI supported; master and slave systems supported; 5 to 16, 20, 24, 32-bit data length can be set.
  - Built-in dedicated baud rate generator (Master operation)
  - An external clock can be entered. (Slave operation)
  - Overrun error detection function is provided
  - DMA transfer support
  - Serial chip select SPI function  
<LIN (Asynchronous Serial Interface for LIN) >
  - Full-duplex double buffering system, 64-step transmission FIFO memory, 64-step reception FIFO memory
  - LIN protocol revision 2.1 supported
  - Master and slave systems supported
  - Framing error and overrun error detection
  - LIN synch break generation and detection; LIN synch delimiter generation
  - Built-in dedicated baud rate generator
  - An external clock can be adjusted by the reload counter
  - DMA transfer support
  - Hard assist function  
< I<sup>2</sup>C >
  - 2 channels ch.3 , ch.4 Standard mode/fast mode supported.
  - 6 channels ch.5 to ch.8, ch.10, ch.11 Standard mode supported.
  - Full-duplex double buffering system, 64-step transmission FIFO memory, 64-step reception FIFO memory
  - Standard mode (Max. 100kbps) / fast mode (Max. 400kbps) supported
  - DMA transfer supported (for transmission only)
- CAN Controller (CAN) : 3 channels
  - Transfer speed : Up to 1Mbps
  - 128-transmission/reception message buffering : 1 channel (ch.0),

64-transmission/reception message buffering :  
2 channels (ch.1 and ch.2)


- PPG: 16-bit × Max. 48 channels
  - LED drive output 4 channels 11ch to 14ch
  - Reload timer : 16-bit × Max.8 channels
  - Free-run timer :
    - 16-bit × 3 channels
    - 32-bit × Max 3 channels
- Input capture :
  - 16-bit × 4 channels (linked to the free-run timer)
  - 32-bit × Max 6 channels (linked to the free-run timer)
- Output compare :
  - 16-bit × 6 channels (linked to the free-run timer)
  - 32-bit × Max 6 channels (linked to the free-run timer)
- Waveform generator : 6 channels
- Up/Down counter
  - 8/16-bit Up/Down counter × 2 channels
- Real-time clock (RTC) (for day, hours, minutes, seconds)
  - Main or sub oscillation frequency can be selected for the operation clock
- Calibration: Real-time clock (RTC) of the subclock drive
  - The main clock to sub clock ratio can be corrected by setting the real-time clock prescaler
- Clock Supervisor
  - Monitoring abnormality (by damaged quartz, etc.) of suboscillation (32kHz) (dual clock products) of the outside and main oscillation (4 MHz)
  - When abnormality is detected, it switches to the CR clock.
  - Initial value ON/OFF can be selected by the part number.
- Base timer : Max.2 channels
  - 16-bit timer
  - Any of four PWM/PPG/PWC/reload timer functions can be selected and used
  - As for the PWC function and the reload timer function, a pair of 16-bit timers can be used as one 32-bit timer in the cascade mode
- CRC generation
- Watchdog timer
  - Hardware watchdog
  - Software watchdog (possible to set the valid range for counter clearing)
- NMI (non-maskable interrupt)
- Interrupt controller
- Interrupt request batch read
  - The interrupt existence from two or more peripherals can be read by a series of register.
- I/O relocation
  - Peripheral function pins can be reassigned.
- Low-power consumption mode
  - Sleep / Stop / Watch / Sub RUN mode
  - Stop (power shutdown) / Watch (power shutdown) mode



MB91F52xL

MB91F522L, MB91F523L, MB91F524L, MB91F525L, MB91F526L

(TOP VIEW)



\* In a single clock product, pin 149 and pin 150 are the general-purpose ports.

Pin no.						Pin Name	Polarity	I/O circuit types* <sup>8</sup>	Function* <sup>9</sup>
64	80	100	120	144	176				
-	-	73	87	103	125	P117	-	B	General-purpose I/O port
						SCS60_0	-		Serial chip select 60 I/O (0)
						AN29	-		ADC analog 29 input
						PPG21_0	-		PPG ch.21 output (0)
						RT05_0	-		Waveform generator ch.5 output pin (0)
-	-	-	-	-	126	P196	-	A	General-purpose I/O port
						FRCK3_1	-		Free-run timer 3 clock input (1)
						PPG28_1	-		PPG ch.28 output (1)
-	-	-	88	104	127	P120	-	B	General-purpose I/O port
						AN30	-		ADC analog 30 input
						OCU6_0	-		Output compare ch.6 output (0)
						PPG22_0	-		PPG ch.22 output (0)
						INT9_0	-		INT9 External interrupt input (0)
-	-	-	-	105	128	P121	-	A	General-purpose I/O port
						OCU7_0	-		Output compare ch.7 output (0)
						PPG23_0	-		PPG ch.23 output (0)
48	59	74	89	106	129	P122	-	J	General-purpose I/O port
						SIN6_0	-		Multi-function serial ch.6 serial data input (0)
						AN31	-		ADC analog 31 input
						OCU8_0	-		Output compare ch.8 output (0)
						INT9_1	-		INT9 External interrupt input (1)
-	-	-	-	-	130	P197	-	A	General-purpose I/O port
						PPG29_1	-		PPG ch.29 output (1)
-	-	-	-	107	131	P123	-	A	General-purpose I/O port
						OCU9_0	-		Output compare ch.9 output (0)
49	62	77	92	110	134	DEBUGIF	-	L	MDI I/O for debugger (OCD)
-	-	-	-	-	135	P160	-	A	General-purpose I/O port
						PPG30_1	-		PPG ch.30 output (1)
-	-	-	-	-	136	P161	-	A	General-purpose I/O port
						PPG31_1	-		PPG ch.31 output (1)
-	-	-	-	111	137	P124	-	A	General-purpose I/O port
						OCU10_0	-		Output compare ch.10 output (0)
-	-	-	93	112	138	P125	-	A	General-purpose I/O port
						OCU11_0	-		Output compare ch.11 output (0)
50	63	78	94	113	139	P126	-	F	General-purpose I/O port
						SIN0_0	-		Multi-function serial ch.0 serial data input (0)
						INT6_0	-		INT6 External interrupt input (0)
-	64	79	95	114	140	P127	-	A	General-purpose I/O port
						SOT0_0	-		Multi-function serial ch.0 serial data output (0)

## 6. Handling Devices

This section explains the latch-up prevention and pin processing.

- For latch-up prevention

If a voltage higher than VCC or a voltage lower than VSS is applied to an I/O pin, or if a voltage exceeding the ratings is applied between VCC and VSS pins, a latch-up may occur in CMOS IC. If the latch-up occurs, the power supply current increases excessively and device elements may be damaged by heat. Take care to prevent any voltage from exceeding the maximum ratings in device application.

Also, the analog power supply (AVCC, AVRH) and analog input must not exceed the digital power supply (VCC) when the power supply to the analog system is turned on or off.

In the correct power-on sequence of the microcontroller, turn on the digital power supply (VCC) and analog power supplies (AVCC, AVRH) simultaneously. Or, turn on the digital power supply (VCC), and then turn on analog power supplies (AVCC, AVRH).

- Treatment of unused pins


If unused input pins are left open, they may cause a permanent damage to the device due to malfunction or latch-up. Connect at least a  $2k\Omega$  resistor to each of the unused pins for pull-up or pull-down processing.

Also, if I/O pins are not used, they must be set to the output state for releasing or they must be set to the input state and treated in the same way as for the input pins.

- Power supply pins

The device is designed to ensure that if the device contains multiple VCC or VSS pins, the pins that should be at the same potential are interconnected to prevent latch-up or other malfunctions. Further, connect these pins to an external power supply or ground to reduce unwanted radiation, prevent strobe signals from malfunctioning due to a raised ground level, and fulfill the total output current standard, etc. As shown in figure 1, all Vss power supply pins must be treated in the similar way. If multiple Vcc or Vss systems are connected, the device cannot operate correctly even within the guaranteed operating range.

Figure 1 Power Supply Input Pins



The power supply pins should be connected to VCC and VSS pins of this device at the low impedance from the power supply source.

In the area close to this device, a ceramic capacitor having the capacitance larger than the capacitor of C pin is recommended to use as a bypass capacitor between VCC and VSS pins.

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
000074 <sub>H</sub>	—	FRS9 [R/W] B,H,W --00--00 --00--00 --00--00				Free-run timer selection register 9
000078 <sub>H</sub>	—	—	—	OCLS67 [R/W] B,H,W ----0000	OCU67 Output level control register	
00007C <sub>H</sub>	—	—	—	OCLS89 [R/W] B,H,W ----0000	OCU89 Output level control register	
000080 <sub>H</sub>	BT0TMR [R] H 00000000 00000000		BT0TMCR [R/W] H -000--00 -000-000		Base Timer 0	
000084 <sub>H</sub>	BT0TMCR2 [R/W] B -----0	BT0STC [R/W] B -0-0-0-0	—	—		
000088 <sub>H</sub>	BT0PCSR/BT0PRLL [R/W] H 00000000 00000000		BT0PDUT/BT0PRLH/BT0DTBF [R/W] H 00000000 00000000			
00008C <sub>H</sub>	—	—	—	—	Reserved	
000090 <sub>H</sub>	BT1TMR [R] H 00000000 00000000		BT1TMCR [R/W] H -000--00 -000-000		Base Timer 1	
000094 <sub>H</sub>	BT1TMCR2 [R/W] B -----0	BT1STC [R/W] B -0-0-0-0	—	—		
000098 <sub>H</sub>	BT1PCSR/BT1PRLL [R/W] H 00000000 00000000		BT1PDUT/BT1PRLH/BT1DTBF [R/W] H 00000000 00000000			
00009C <sub>H</sub>	BTSEL01 [R/W] B ---0000	—	BTSSSR [W] B,H -----11		Base Timer 0,1	
0000A0 <sub>H</sub> to 0000FC <sub>H</sub>	—	—	—	—	Reserved	
000100 <sub>H</sub>	TMRLRA1 [R/W] H XXXXXXXX XXXXXXXX		TMR1 [R] H XXXXXXXX XXXXXXXX		Reload Timer 1	
000104 <sub>H</sub>	TMRLRB1 [R/W] H XXXXXXXX XXXXXXXX		TMCSR1 [R/W] B, H,W 00000000 0-000000			
000108 <sub>H</sub>	TMRLRA2 [R/W] H XXXXXXXX XXXXXXXX		TMR2 [R] H XXXXXXXX XXXXXXXX		Reload Timer 2	
00010C <sub>H</sub>	TMRLRB2 [R/W] H XXXXXXXX XXXXXXXX		TMCSR2 [R/W] B,H,W 00000000 0-000000			
000110 <sub>H</sub>	TMRLRA3 [R/W] H XXXXXXXX XXXXXXXX		TMR3 [R] H XXXXXXXX XXXXXXXX		Reload Timer 3	
000114 <sub>H</sub>	TMRLRB3 [R/W] H XXXXXXXX XXXXXXXX		TMCSR3 [R/W] B,H,W 00000000 0-000000			
000118 <sub>H</sub>	MSCY4 [R] H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Input Capture 4,5 Cycle measurement data register 45	
00011C <sub>H</sub>	MSCY5 [R] H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
00147C <sub>H</sub>	ADCOMP34/ADCOMPB34[R/W] H,W 00000000 00000000	ADCOMP35/ADCOMPB35[R/W] H,W 00000000 00000000	12-bit A/D converter 2/2 unit		
001480 <sub>H</sub>	ADCOMP36/ADCOMPB36[R/W] H,W 00000000 00000000	ADCOMP37/ADCOMPB37[R/W] H,W 00000000 00000000			
001484 <sub>H</sub>	ADCOMP38/ADCOMPB38[R/W] H,W 00000000 00000000	ADCOMP39/ADCOMPB39[R/W] H,W 00000000 00000000			
001488 <sub>H</sub>	ADCOMP40/ADCOMPB40[R/W] H,W 00000000 00000000	ADCOMP41/ADCOMPB41[R/W] H,W 00000000 00000000			
00148C <sub>H</sub>	ADCOMP42/ADCOMPB42[R/W] H,W 00000000 00000000	ADCOMP43/ADCOMPB43[R/W] H,W 00000000 00000000			
001490 <sub>H</sub>	ADCOMP44/ADCOMPB44[R/W] H,W 00000000 00000000	ADCOMP45/ADCOMPB45[R/W] H,W 00000000 00000000			
001494 <sub>H</sub>	ADCOMP46/ADCOMPB46[R/W] H,W 00000000 00000000	ADCOMP47/ADCOMPB47[R/W] H,W 00000000 00000000			
001498 <sub>H</sub> to 0014B4 <sub>H</sub>	—	—	—	—	Reserved
0014B8 <sub>H</sub>	ADTCS32[R/W] B,H,W 00000000 0010----	ADTCS33[R/W] B,H,W 00000000 0010----	12-bit A/D converter 2/2 unit		
0014BC <sub>H</sub>	ADTCS34[R/W] B,H,W 00000000 0010----	ADTCS35[R/W] B,H,W 00000000 0010----			
0014C0 <sub>H</sub>	ADTCS36[R/W] B,H,W 00000000 0010----	ADTCS37[R/W] B,H,W 00000000 0010----			
0014C4 <sub>H</sub>	ADTCS38[R/W] B,H,W 00000000 0010----	ADTCS39[R/W] B,H,W 00000000 0010----			
0014C8 <sub>H</sub>	ADTCS40[R/W] B,H,W 00000000 0010----	ADTCS41[R/W] B,H,W 00000000 0010----			
0014CC <sub>H</sub>	ADTCS42[R/W] B,H,W 00000000 0010----	ADTCS43[R/W] B,H,W 00000000 0010----			
0014D0 <sub>H</sub>	ADTCS44[R/W] B,H,W 00000000 0010----	ADTCS45[R/W] B,H,W 00000000 0010----			
0014D4 <sub>H</sub>	ADTCS46[R/W] B,H,W 00000000 0010----	ADTCS47[R/W] B,H,W 00000000 0010----			
0014D8 <sub>H</sub> to 0014F4 <sub>H</sub>	—	—	—	—	Reserved
0014F8 <sub>H</sub>	ADTCD32[R] B,H,W 10--0000 00000000	ADTCD33[R] B,H,W 10--0000 00000000	12-bit A/D converter 2/2 unit		
0014FC <sub>H</sub>	ADTCD34[R] B,H,W 10--0000 00000000	ADTCD35[R] B,H,W 10--0000 00000000			

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001804 <sub>H</sub>	—	— /(SCSFR24) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR14) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR04) [R/W] B,H,W ----- * <sup>3</sup>	Multi-UART4
001808 <sub>H</sub>	—/(TBYTE34)/ (LAMESR4) [R/W] B,H,W ----- * <sup>3</sup>	—/(TBYTE24)/ (LAMERT4) [R/W] B,H,W ----- * <sup>3</sup>	—/(TBYTE14)/ (LAMIER4) [R/W] B,H,W ----- * <sup>3</sup>	TBYTE04/(LAMRID4) / (LAMTID4) [R/W] B,H,W 00000000	*3: Reserved because CSIO mode is not set immediately after reset.
00180C <sub>H</sub>	BGR4[R/W] H, W 00000000 00000000		— /(ISMK4)[R/W] B,H,W ----- * <sup>2</sup>	— /(ISBA4)[R/W] B,H,W ----- * <sup>2</sup>	*4: Reserved because LIN2.1 mode is not set immediately after reset.
001810 <sub>H</sub>	FCR14[R/W] B,H,W ---00100	FCR04[R/W] B,H,W -0000000	FBYTE4[R/W] B,H,W 00000000 00000000		Multi-UART5
001814 <sub>H</sub>	FTICR4[R/W] B,H,W 00000000 00000000		—	—	
001818 <sub>H</sub>	SCR5/(IBCR5) [R/W] B,H,W 0--00000	SMR5[R/W] B,H,W 000-00-0	SSR5[R/W] B,H,W 0-000011	ESCR5/(IBSR5)[R/W] ] B,H,W 00000000	
00181C <sub>H</sub>	— /(RDR15/(TDR15))[R/W] B,H,W ----- * <sup>3</sup>		RDR05/(TDR05)[R/W] B,H,W -----0 00000000 * <sup>1</sup>		
001820 <sub>H</sub>	SACSR5[R/W] B,H,W 0---000 00000000		STMR5[R] B,H,W 00000000 00000000		*1: Byte access is possible only for access to lower 8 bits.
001824 <sub>H</sub>	STMCR5[R/W] B,H,W 00000000 00000000		— /(SCSCR5/SFUR5)[R/W] B,H,W ----- * <sup>3</sup> * <sup>4</sup>		
001828 <sub>H</sub>	— /(SCSTR35)/ (LAMSR5) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR25)/ (LAMCR5) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR15)/ (SFLR15) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR05)/ (SFLR05) [R/W] B,H,W ----- * <sup>3</sup>	*2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.
00182C <sub>H</sub>	—	— /(SCSFR25) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR15) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR05) [R/W] B,H,W ----- * <sup>3</sup>	*3: Reserved because CSIO mode is not set immediately after reset.
001830 <sub>H</sub>	—/(TBYTE35)/ (LAMESR5) [R/W] B,H,W ----- * <sup>3</sup>	—/(TBYTE25)/ (LAMERT5) [R/W] B,H,W ----- * <sup>3</sup>	—/(TBYTE15)/ (LAMIER5) [R/W] B,H,W ----- * <sup>3</sup>	TBYTE05/(LAMRID5) / (LAMTID5) [R/W] B,H,W 00000000	*4: Reserved because LIN2.1 mode is not set immediately after reset.
001834 <sub>H</sub>	BGR5[R/W] H, W 00000000 00000000		— /(ISMK5)[R/W] B,H,W ----- * <sup>2</sup>	— /(ISBA5)[R/W] B,H,W ----- * <sup>2</sup>	
001838 <sub>H</sub>	FCR15[R/W] B,H,W ---00100	FCR05[R/W] B,H,W -0000000	FBYTE5[R/W] B,H,W 00000000 00000000		
00183C <sub>H</sub>	FTICR5[R/W] B,H,W 00000000 00000000		—	—	

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
0018F0H	— /(SCSTR310)/ (LAMSR10) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSTR210)/ (LAMCR10) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSTR110)/ (SFLR110)[R/W] B,H,W ----- <sup>*3</sup>	— /(SCSTR010)/ (SFLR010)[R/W] B,H,W ----- <sup>*3</sup>	Multi-UART10  *3: Reserved because CSIO mode is not set immediately after reset.  *4: Reserved because LIN2.1 mode is not set immediately after reset.	
0018F4H	—	— /(SCSFR210) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSFR110) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSFR010) [R/W] B,H,W ----- <sup>*3</sup>		
0018F8H	—/(TBYTE310)/ (LAMESR10) [R/W] B,H,W ----- <sup>*3</sup>	—/(TBYTE210)/ (LAMERT10) [R/W] B,H,W ----- <sup>*3</sup>	—/(TBYTE110)/ (LAMIER10) [R/W] B,H,W ----- <sup>*3</sup>	TBYTE010/(LAMRID10)/(LAMTID10) [R/W] B,H,W 00000000		
0018FC <sub>H</sub>	BGR10[R/W] H, W 00000000 00000000		— /(ISMK10)[R/W] B,H,W ----- <sup>*2</sup>	— /(ISBA10)[R/W] B,H,W ----- <sup>*2</sup>		
001900H	FCR110[R/W] B,H,W ---00100	FCR010[R/W] B,H,W -0000000	FBYTE10[R/W] B,H,W 00000000 00000000			
001904H	FTICR10[R/W] B,H,W 00000000 00000000		—	—		
001908H	SCR11/(IBCR11) [R/W] B,H,W 0--00000	SMR11[R/W] B,H,W 000-00-0	SSR11[R/W] B,H,W 0-000011	ESCR11/(IBSR11) [R/W] B,H,W 00000000	Multi-UART11  *1: Byte access is possible only for access to lower 8 bits.  *2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.	
00190CH	— /(RDR111/(TDR111))[R/W] B,H,W ----- <sup>*3</sup>		RDR011/(TDR011)[R/W] B,H,W -----0 00000000 <sup>*1</sup>			
001910H	SACSR11[R/W] B,H,W 0---000 00000000		STMR11[R] B,H,W 00000000 00000000			
001914H	STMCR11[R/W] B,H,W 00000000 00000000		— /(SCSCR11/SFUR11)[R/W] B,H,W ----- <sup>*3 *4</sup>			
001918H	— /(SCSTR311)/ (LAMSR11) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSTR211)/ (LAMCR11) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSTR111)/ (SFLR111)[R/W] B,H,W ----- <sup>*3</sup>	— /(SCSTR011)/ (SFLR011)[R/W] B,H,W ----- <sup>*3</sup>	*3: Reserved because CSIO mode is not set immediately after reset.  *4: Reserved because LIN2.1 mode is not set immediately after reset.	
00191CH	—	— /(SCSFR211) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSFR111) [R/W] B,H,W ----- <sup>*3</sup>	— /(SCSFR011) [R/W] B,H,W ----- <sup>*3</sup>		
001920H	—/(TBYTE311)/ (LAMESR11) [R/W] B,H,W ----- <sup>*3</sup>	—/(TBYTE211)/ (LAMERT11) [R/W] B,H,W ----- <sup>*3</sup>	—/(TBYTE111)/ (LAMIER11) [R/W] B,H,W ----- <sup>*3</sup>	TBYTE011/(LAMRID11)/(LAMTID11) [R/W] B,H,W 00000000		
001924H	BGR11[R/W] H, W 00000000 00000000		— /(ISMK11)[R/W] B,H,W ----- <sup>*2</sup>	— /(ISBA11)[R/W] B,H,W ----- <sup>*2</sup>		

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
001B24 <sub>H</sub>	PDUT11 [W] H,W XXXXXXXX XXXXXXXXX		PTMR11 [R] H,W 11111111 11111111		PPG11	
001B28 <sub>H</sub>	PCN211 [R/W] B,H,W --000000 ----110		PSDR11 [R/W] H,W 00000000 00000000			
001B2C <sub>H</sub>	PTPC11 [R/W] H,W 00000000 00000000		—	—		
001B30 <sub>H</sub>	PCN12 [R/W] B,H,W 00000000 000000-0		PCSR12 [W] H,W XXXXXXXX XXXXXXXX		PPG12	
001B34 <sub>H</sub>	PDUT12 [W] H,W XXXXXXXX XXXXXXXX		PTMR12 [R] H,W 11111111 11111111			
001B38 <sub>H</sub>	PCN212 [R/W] B,H,W --000000 ----110		PSDR12 [R/W] H,W 00000000 00000000			
001B3C <sub>H</sub>	PTPC12 [R/W] H,W 00000000 00000000		—	—		
001B40 <sub>H</sub>	PCN13 [R/W] B,H,W 00000000 000000-0		PCSR13 [W] H,W XXXXXXXX XXXXXXXX		PPG13	
001B44 <sub>H</sub>	PDUT13 [W] H,W XXXXXXXX XXXXXXXX		PTMR13 [R] H,W 11111111 11111111			
001B48 <sub>H</sub>	PCN213 [R/W] B,H,W --000000 ----110		PSDR13 [R/W] H,W 00000000 00000000			
001B4C <sub>H</sub>	PTPC13 [R/W] H,W 00000000 00000000		—	—		
001B50 <sub>H</sub>	PCN14 [R/W] B,H,W 00000000 000000-0		PCSR14 [W] H,W XXXXXXXX XXXXXXXX		PPG14	
001B54 <sub>H</sub>	PDUT14 [W] H,W XXXXXXXX XXXXXXXX		PTMR14 [R] H,W 11111111 11111111			
001B58 <sub>H</sub>	PCN214 [R/W] B,H,W --000000 ----110		PSDR14 [R/W] H,W 00000000 00000000			
001B5C <sub>H</sub>	PTPC14 [R/W] H,W 00000000 00000000		—	—		
001B60 <sub>H</sub>	PCN15 [R/W] B,H,W 00000000 000000-0		PCSR15 [W] H,W XXXXXXXX XXXXXXXX		PPG15	
001B64 <sub>H</sub>	PDUT15 [W] H,W XXXXXXXX XXXXXXXX		PTMR15 [R] H,W 11111111 11111111			
001B68 <sub>H</sub>	PCN215 [R/W] B,H,W --000000 ----110		PSDR15 [R/W] H,W 00000000 00000000			
001B6C <sub>H</sub>	PTPC15 [R/W] H,W 00000000 00000000		—	—		
001B70 <sub>H</sub>	PCN16 [R/W] B,H,W 00000000 000000-0		PCSR16 [W] H,W XXXXXXXX XXXXXXXX		PPG16	
001B74 <sub>H</sub>	PDUT16 [W] H,W XXXXXXXX XXXXXXXX		PTMR16 [R] H,W 11111111 11111111			

**80 pins**

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexa decimal				
Reset	0	0	-	3FC <sub>H</sub>	000FFFFC <sub>H</sub>	-
System reserved	1	1	-	3F8 <sub>H</sub>	000FFFF8 <sub>H</sub>	-
System reserved	2	2	-	3F4 <sub>H</sub>	000FFFF4 <sub>H</sub>	-
System reserved	3	3	-	3F0 <sub>H</sub>	000FFFF0 <sub>H</sub>	-
System reserved	4	4	-	3EC <sub>H</sub>	000FFFEC <sub>H</sub>	-
FPU exception	5	5	-	3E8 <sub>H</sub>	000FFFE8 <sub>H</sub>	-
Exception of instruction access protection violation	6	6	-	3E4 <sub>H</sub>	000FFFE4 <sub>H</sub>	-
Exception of data access protection violation	7	7	-	3E0 <sub>H</sub>	000FFFE0 <sub>H</sub>	-
Data access error interrupt	8	8	-	3DC <sub>H</sub>	000FFFDC <sub>H</sub>	-
INTE instruction	9	9	-	3D8 <sub>H</sub>	000FFFD8 <sub>H</sub>	-
Instruction break	10	0A	-	3D4 <sub>H</sub>	000FFFD4 <sub>H</sub>	-
System reserved	11	0B	-	3D0 <sub>H</sub>	000FFFD0 <sub>H</sub>	-
System reserved	12	0C	-	3CC <sub>H</sub>	000FFFCC <sub>H</sub>	-
System reserved	13	0D	-	3C8 <sub>H</sub>	000FFFC8 <sub>H</sub>	-
Exception of invalid instruction	14	0E	-	3C4 <sub>H</sub>	000FFFC4 <sub>H</sub>	-
NMI request	15	0F	15 (F <sub>H</sub> ) Fixed	3C0 <sub>H</sub>	000FFFC0 <sub>H</sub>	-
Error generation during internal bus diagnosis						
XBS RAM double-bit error generation						
Backup RAM double-bit error generation						
TPU violation						
External interrupt 0-7	16	10	ICR00	3BC <sub>H</sub>	000FFFBC <sub>H</sub>	0
External interrupt 8-15	17	11	ICR01	3B8 <sub>H</sub>	000FFFB8 <sub>H</sub>	1* <sup>7</sup>
External low-voltage detection interrupt						
Reload timer 0/1/4/5	18	12	ICR02	3B4 <sub>H</sub>	000FFFB4 <sub>H</sub>	2* <sup>2</sup>
Reload timer 3/6/7	19	13	ICR03	3B0 <sub>H</sub>	000FFFB0 <sub>H</sub>	3* <sup>2</sup>
Multi-function serial interface ch.0 (reception completed)	20	14	ICR04	3AC <sub>H</sub>	000FFFAC <sub>H</sub>	4* <sup>1</sup>
Multi-function serial interface ch.0 (status)						
Multi-function serial interface ch.0 (transmission completed)	21	15	ICR05	3A8 <sub>H</sub>	000FFFA8 <sub>H</sub>	5* <sup>1</sup>
-	22	16	ICR06	3A4 <sub>H</sub>	000FFFA4 <sub>H</sub>	-* <sup>6</sup>
-	23	17	ICR07	3A0 <sub>H</sub>	000FFFA0 <sub>H</sub>	-* <sup>6</sup>
Multi-function serial interface ch.2 (reception completed)	24	18	ICR08	39C <sub>H</sub>	000FFF9C <sub>H</sub>	8* <sup>1</sup>
Multi-function serial interface ch.2 (status)						
Multi-function serial interface ch.2 (transmission completed)	25	19	ICR09	398 <sub>H</sub>	000FFF98 <sub>H</sub>	9* <sup>1</sup>
Multi-function serial interface ch.3 (reception completed)	26	1A	ICR10	394 <sub>H</sub>	000FFF94 <sub>H</sub>	10* <sup>1</sup>
Multi-function serial interface ch.3 (status)						
Multi-function serial interface ch.3 (transmission completed)	27	1B	ICR11	390 <sub>H</sub>	000FFF90 <sub>H</sub>	11

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexadecimal				
Multi-function serial interface ch.3 (transmission completed)	27	1B	ICR11	390 <sub>H</sub>	000FFF90 <sub>H</sub>	11
Multi-function serial interface ch.4 (reception completed)	28	1C	ICR12	38C <sub>H</sub>	000FFF8C <sub>H</sub>	12* <sup>1</sup>
Multi-function serial interface ch.4 (status)						
Multi-function serial interface ch.4 (transmission completed)	29	1D	ICR13	388 <sub>H</sub>	000FFF88 <sub>H</sub>	13
Multi-function serial interface ch.5 (reception completed)	30	1E	ICR14	384 <sub>H</sub>	000FFF84 <sub>H</sub>	14* <sup>1</sup>
Multi-function serial interface ch.5 (status)						
Multi-function serial interface ch.5 (transmission completed)	31	1F	ICR15	380 <sub>H</sub>	000FFF80 <sub>H</sub>	15
Multi-function serial interface ch.6 (reception completed)	32	20	ICR16	37C <sub>H</sub>	000FFF7C <sub>H</sub>	16* <sup>1</sup>
Multi-function serial interface ch.6 (status)						
Multi-function serial interface ch.6 (transmission completed)	33	21	ICR17	378 <sub>H</sub>	000FFF78 <sub>H</sub>	17
CAN0	34	22	ICR18	374 <sub>H</sub>	000FFF74 <sub>H</sub>	-
CAN1	35	23	ICR19	370 <sub>H</sub>	000FFF70 <sub>H</sub>	-
RAM diagnosis end						
RAM initialization completion						
Error generation during RAM diagnosis						
Backup RAM diagnosis end						
Backup RAM initialization completion						
Error generation during Backup RAM diagnosis						
CAN2	36	24	ICR20	36C <sub>H</sub>	000FFF6C <sub>H</sub>	-
Up/down counter 0						
Up/down counter 1						
Real time clock	37	25	ICR21	368 <sub>H</sub>	000FFF68 <sub>H</sub>	-
Multi-function serial interface ch.7 (reception completed)	38	26	ICR22	364 <sub>H</sub>	000FFF64 <sub>H</sub>	22* <sup>1</sup>
Multi-function serial interface ch.7 (status)						
16-bit Free-running timer 0 (0 detection) / (compare clear)	39	27	ICR23	360 <sub>H</sub>	000FFF60 <sub>H</sub>	23
Multi-function serial interface ch.7 (transmission completed)						
PPG 1/10/11/20/21/30/31	40	28	ICR24	35C <sub>H</sub>	000FFF5C <sub>H</sub>	24* <sup>3</sup>
16-bit Free-run timer 1 (0 detection) / (compare clear)						
PPG 2/3/12/13/23/32/43	41	29	ICR25	358 <sub>H</sub>	000FFF58 <sub>H</sub>	25* <sup>3</sup>
16-bit Free-run timer 2 (0 detection) / (compare clear)						
PPG 4/5/14/15/24/25/35/44	42	2A	ICR26	354 <sub>H</sub>	000FFF54 <sub>H</sub>	26* <sup>3</sup>
PPG 6/7/16/17/26/27/37	43	2B	ICR27	350 <sub>H</sub>	000FFF50 <sub>H</sub>	27* <sup>3</sup>
PPG 8/9/18/19/28/29	44	2C	ICR28	34C <sub>H</sub>	000FFF4C <sub>H</sub>	28* <sup>3</sup>

(3-2) [MB9152xxxE]

( $T_A$ : -40°C to +125°C,  $V_{SS}=0.0V$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Level detection voltage	-	$V_{CC}$	-	2.024	2.2	2.376	V	
Level detection hysteresis width	-	$V_{CC}$	-	-	100	-	mV	
Level detection time	-	-	-	-	-	30	$\mu s$	*1
Power off time	$t_{OFF1}$	$V_{CC}$	$V_{CC} \leq 0.2V$	50	-	-	ms	*2
	$t_{OFF2}$	$V_{CC}$	$V_{CC} \leq 1.3V$	100	-	-	$\mu s$	*4
Power ramp rate	$dV/dt$	$V_{CC}$	$V_{CC}$ : 0.2V to 2.376V ( $t_{OFF1} < 50ms$ )	-	-	50	$mV/\mu s$	*3
	$dV/dt$	$V_{CC}$	$V_{CC}$ : 1.3V to 2.376V ( $t_{OFF2} \geq 100\mu s$ )	-	-	1000	$mV/\mu s$	*4
C pin voltage at Power-on	-	C	-	-	-	60	mV	*5
Maximum ramp rate guaranteed to not generate power-on reset	$ dV/dt $	$V_{CC}$	$V_{CC}$ : Between 2.4V and 4.5V	-	-	50	$mV/\mu s$	*6

\*1: The specified level detection time applies only for power ramp rate of 1000mV/ $\mu s$  or less.

\*2:  $V_{CC}$  must be held below 0.2V for a minimum period of  $t_{OFF1}$ .

\*3: Power-on can detect by satisfying power ramp rate when  $t_{OFF1}$  is not satisfied.

\*4:  $V_{CC}$  must be held below 1.3V for a minimum period of  $t_{OFF2}$ .

Power ramp rate must be 1000mV/ $\mu s$  or less from 1.3V to 2.376V.


Power-on can detect by satisfying power ramp rate and power off time.

\*5: C-pin voltage is below 60 mV when  $V_{CC}$  is turned on again.

\*6: This specification is specified the power supply fluctuation after power on detection. When  $V_{CC}$  voltage is between 2.4V and 4.5V, the power supply fluctuation is below 50mV/us, the detection of power-on is suppressed. The power-on does not detect in any power fluctuation between 4.5V and 5.5V.

Note: When using MB91F52xxxE, either \*2 or \*3 or \*4 or \*5 must be satisfied. When neither \*2 nor \*3 nor \*4 nor \*5 can be satisfied, assert external reset (RSTX) at power-up and at any brownout event.

• Power off time, Power ramp rate, C pin voltage at Power-on



(4-1-2) Bit setting: SMR: MD2=0, SMR: MD1=1, SMR : MD0=0, SMR: SCINV=1, SCR:SPI=0

(TA: -40°C to +125°C, V<sub>CC</sub>=AV<sub>CC</sub>=5.0V ± 10%/V<sub>CC</sub>=AV<sub>CC</sub>=3.3V±0.3V, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
				Min	Max			
Serial clock cycle time	$t_{SCYC}$	SCK0 to SCK11	-	$4t_{CPP}$	-	ns	Internal shift clock mode output pin : C <sub>L</sub> =50pF	
SCK ↑ → SOT delay time	$t_{SHOVI}$	SCK0 to SCK2, SCK5 to SCK11 SOT0 to SOT2, SOT5 to SOT11		-30	30	ns		
		SCK3 , SCK4 SOT3 , SOT4		-300	300	ns		
Valid SIN → SCK ↓ setup time	$t_{IVSLI}$	SCK0 to SCK2, SCK5 to SCK11 SIN0 to SIN2, SIN5 to SIN11		34	-	ns		
		SCK3 , SCK4 SIN3, SIN4		300	-	ns		
SCK ↓ → Valid SIN hold time	$t_{SLIXI}$	SCK0 to SCK11 SIN0 to SIN11		0	-	ns		
Serial clock "H"pulse width	$t_{SHSL}$	SCK0 to SCK11	-	$t_{CPP}+10$	-	ns	External shift clock mode output pin: C <sub>L</sub> =50pF	
Serial clock "L" pulse width	$t_{SLSH}$			$2t_{CPP}-10$	-	ns		
SCK ↑ → SOT delay time	$t_{SHOVE}$	SCK0 to SCK2, SCK5 to SCK11 SOT0 to SOT2, SOT5 to SOT11		-	33	ns		
		SCK3 , SCK4 SOT3 , SOT4		-	300	ns		
Valid SIN → SCK ↓ setup time	$t_{IVSLE}$	SCK0 to SCK11 SIN0 to SIN11		10	-	ns		
SCK ↓ → Valid SIN hold time	$t_{SLIXE}$			20	-	ns		
SCK fall time	$t_F$	SCK0 to SCK11	-	-	5	ns		
SCK rise time	$t_R$	SCK0 to SCK11		-	5	ns		

#### Notes:

AC characteristic in CLK synchronized mode.


C<sub>L</sub> is the load capacitance applied to pins during testing.

The maximum baud rate is limited by internal operation clock used and other parameters. Please use ch.3 and ch.4 with maximum baud rate 400kbps or less.


See Hardware Manual for details.

" $t_{SUDAT} \geq 250$  ns".


\*4:  $t_{CPP}$  is the peripheral clock cycle time. Adjust the clock of the bus in the surrounding to 8MHz or more when use I<sup>2</sup>C.




External bus I/F (asynchronous mode, read operation, and multiplex mode) Timing



External bus I/F (asynchronous mode, read operation, and split mode) Timing




**LQS144 , 144 Lead Plastic Low Profile Quad Flat Package**


PACKAGE	LQS144		
SYMBOL	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.06	—	0.26
b	0.17	0.22	0.27
c	0.09	—	0.20
D	22.00 BSC.		
D1	20.00 BSC.		
e	0.50 BSC		
E	22.00 BSC.		
E1	20.00 BSC.		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
aaa	—	—	0.20
bbb	—	—	0.10
ccc	—	—	0.08
ddd	—	—	0.08
N	144		

**NOTES**

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS, BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

Page	Section	Change Results																																																																
13	■Pin Assignment MB91F52xB	<p>Signals indicated by the shading below deleted in Figure. - Left side</p> <p style="text-align: center;">↓</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>VSS</td><td>1</td></tr> <tr><td>P020/SIN3_1/TRG3_0/TIN0_2/RTO5_1</td><td>2</td></tr> <tr><td>P024/SIN4_1/PPG24_0/TIN1_0/RTO4_1/INT15_0</td><td>3</td></tr> <tr><td>P027/SCS40_1/PPG27_0/TOT0_0/RTO3_1</td><td>4</td></tr> <tr><td>P032/SCS43_1/PPG30_0/TOT3_0/RTO2_1</td><td>5</td></tr> <tr><td>P033/PPG31_0/ICU3_3/TIN4_0/RTO1_1/SCK3_2</td><td>6</td></tr> <tr><td>P034/OCU11_1/ICU2_3/TIN5_0/RTO0_1/SOT3_2</td><td>7</td></tr> <tr><td><b>P151/SCK8_0/SCL8/OCU9_1/TRG7_0/ICU0_3/TIN7_0/ZIN0_2/DTT1_1</b></td><td><b>8</b></td></tr> <tr><td>P035/SIN8_0/OCU8_1/TOT4_0/AIN0_0/INT11_0</td><td>9</td></tr> <tr><td>P036/SCS8_0/OCU7_1/TOT5_0/BIN0_0</td><td>10</td></tr> <tr><td>P040/PPG23_1/TOT7_0/AIN1_0/SIN0_1</td><td>11</td></tr> <tr><td>P041/SIN9_0/ICU9_1/BIN1_0/INT12_0</td><td>12</td></tr> <tr><td>P042/SOT9_0/AN47/ICU8_1/TRG0_1/ZIN1_0</td><td>13</td></tr> <tr><td>P045/SCK9_0/AN46/ICU5_1/TRG3_1/TOT1_2</td><td>14</td></tr> <tr><td>P047/AN45/TRG8_0/TIN3_2/SOT0_1</td><td>15</td></tr> <tr><td>P053/AN44/PPG35_0/INT14_1/SCK0_1</td><td>16</td></tr> </table> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>VSS</td><td>1</td></tr> <tr><td>P020/SIN3_1/TRG3_0/TIN0_2/RTO5_1</td><td>2</td></tr> <tr><td>P024/SIN4_1/PPG24_0/TIN1_0/RTO4_1/INT15_0</td><td>3</td></tr> <tr><td>P027/SCS40_1/PPG27_0/TOT0_0/RTO3_1</td><td>4</td></tr> <tr><td>P032/SCS43_1/PPG30_0/TOT3_0/RTO2_1</td><td>5</td></tr> <tr><td>P033/PPG31_0/ICU3_3/TIN4_0/RTO1_1/SCK3_2</td><td>6</td></tr> <tr><td>P034/OCU11_1/ICU2_3/TIN5_0/RTO0_1/SOT3_2</td><td>7</td></tr> <tr><td><b>P151/OCU9_1/TRG7_0/ICU0_3/TIN7_0/ZIN0_2/DTT1_1</b></td><td><b>8</b></td></tr> <tr><td>P035/OCU8_1/TOT4_0/AIN0_0/INT11_0</td><td>9</td></tr> <tr><td>P036/OCU7_1/TOT5_0/BIN0_0</td><td>10</td></tr> <tr><td>P040/PPG23_1/TOT7_0/AIN1_0/SIN0_1</td><td>11</td></tr> <tr><td>P041/SIN9_0/ICU9_1/BIN1_0/INT12_0</td><td>12</td></tr> <tr><td>P042/SOT9_0/AN47/ICU8_1/TRG0_1/ZIN1_0</td><td>13</td></tr> <tr><td>P045/SCK9_0/AN46/ICU5_1/TRG3_1/TOT1_2</td><td>14</td></tr> <tr><td>P047/AN45/TRG8_0/TIN3_2/SOT0_1</td><td>15</td></tr> <tr><td>P053/AN44/PPG35_0/INT14_1/SCK0_1</td><td>16</td></tr> </table>	VSS	1	P020/SIN3_1/TRG3_0/TIN0_2/RTO5_1	2	P024/SIN4_1/PPG24_0/TIN1_0/RTO4_1/INT15_0	3	P027/SCS40_1/PPG27_0/TOT0_0/RTO3_1	4	P032/SCS43_1/PPG30_0/TOT3_0/RTO2_1	5	P033/PPG31_0/ICU3_3/TIN4_0/RTO1_1/SCK3_2	6	P034/OCU11_1/ICU2_3/TIN5_0/RTO0_1/SOT3_2	7	<b>P151/SCK8_0/SCL8/OCU9_1/TRG7_0/ICU0_3/TIN7_0/ZIN0_2/DTT1_1</b>	<b>8</b>	P035/SIN8_0/OCU8_1/TOT4_0/AIN0_0/INT11_0	9	P036/SCS8_0/OCU7_1/TOT5_0/BIN0_0	10	P040/PPG23_1/TOT7_0/AIN1_0/SIN0_1	11	P041/SIN9_0/ICU9_1/BIN1_0/INT12_0	12	P042/SOT9_0/AN47/ICU8_1/TRG0_1/ZIN1_0	13	P045/SCK9_0/AN46/ICU5_1/TRG3_1/TOT1_2	14	P047/AN45/TRG8_0/TIN3_2/SOT0_1	15	P053/AN44/PPG35_0/INT14_1/SCK0_1	16	VSS	1	P020/SIN3_1/TRG3_0/TIN0_2/RTO5_1	2	P024/SIN4_1/PPG24_0/TIN1_0/RTO4_1/INT15_0	3	P027/SCS40_1/PPG27_0/TOT0_0/RTO3_1	4	P032/SCS43_1/PPG30_0/TOT3_0/RTO2_1	5	P033/PPG31_0/ICU3_3/TIN4_0/RTO1_1/SCK3_2	6	P034/OCU11_1/ICU2_3/TIN5_0/RTO0_1/SOT3_2	7	<b>P151/OCU9_1/TRG7_0/ICU0_3/TIN7_0/ZIN0_2/DTT1_1</b>	<b>8</b>	P035/OCU8_1/TOT4_0/AIN0_0/INT11_0	9	P036/OCU7_1/TOT5_0/BIN0_0	10	P040/PPG23_1/TOT7_0/AIN1_0/SIN0_1	11	P041/SIN9_0/ICU9_1/BIN1_0/INT12_0	12	P042/SOT9_0/AN47/ICU8_1/TRG0_1/ZIN1_0	13	P045/SCK9_0/AN46/ICU5_1/TRG3_1/TOT1_2	14	P047/AN45/TRG8_0/TIN3_2/SOT0_1	15	P053/AN44/PPG35_0/INT14_1/SCK0_1	16
VSS	1																																																																	
P020/SIN3_1/TRG3_0/TIN0_2/RTO5_1	2																																																																	
P024/SIN4_1/PPG24_0/TIN1_0/RTO4_1/INT15_0	3																																																																	
P027/SCS40_1/PPG27_0/TOT0_0/RTO3_1	4																																																																	
P032/SCS43_1/PPG30_0/TOT3_0/RTO2_1	5																																																																	
P033/PPG31_0/ICU3_3/TIN4_0/RTO1_1/SCK3_2	6																																																																	
P034/OCU11_1/ICU2_3/TIN5_0/RTO0_1/SOT3_2	7																																																																	
<b>P151/SCK8_0/SCL8/OCU9_1/TRG7_0/ICU0_3/TIN7_0/ZIN0_2/DTT1_1</b>	<b>8</b>																																																																	
P035/SIN8_0/OCU8_1/TOT4_0/AIN0_0/INT11_0	9																																																																	
P036/SCS8_0/OCU7_1/TOT5_0/BIN0_0	10																																																																	
P040/PPG23_1/TOT7_0/AIN1_0/SIN0_1	11																																																																	
P041/SIN9_0/ICU9_1/BIN1_0/INT12_0	12																																																																	
P042/SOT9_0/AN47/ICU8_1/TRG0_1/ZIN1_0	13																																																																	
P045/SCK9_0/AN46/ICU5_1/TRG3_1/TOT1_2	14																																																																	
P047/AN45/TRG8_0/TIN3_2/SOT0_1	15																																																																	
P053/AN44/PPG35_0/INT14_1/SCK0_1	16																																																																	
VSS	1																																																																	
P020/SIN3_1/TRG3_0/TIN0_2/RTO5_1	2																																																																	
P024/SIN4_1/PPG24_0/TIN1_0/RTO4_1/INT15_0	3																																																																	
P027/SCS40_1/PPG27_0/TOT0_0/RTO3_1	4																																																																	
P032/SCS43_1/PPG30_0/TOT3_0/RTO2_1	5																																																																	
P033/PPG31_0/ICU3_3/TIN4_0/RTO1_1/SCK3_2	6																																																																	
P034/OCU11_1/ICU2_3/TIN5_0/RTO0_1/SOT3_2	7																																																																	
<b>P151/OCU9_1/TRG7_0/ICU0_3/TIN7_0/ZIN0_2/DTT1_1</b>	<b>8</b>																																																																	
P035/OCU8_1/TOT4_0/AIN0_0/INT11_0	9																																																																	
P036/OCU7_1/TOT5_0/BIN0_0	10																																																																	
P040/PPG23_1/TOT7_0/AIN1_0/SIN0_1	11																																																																	
P041/SIN9_0/ICU9_1/BIN1_0/INT12_0	12																																																																	
P042/SOT9_0/AN47/ICU8_1/TRG0_1/ZIN1_0	13																																																																	
P045/SCK9_0/AN46/ICU5_1/TRG3_1/TOT1_2	14																																																																	
P047/AN45/TRG8_0/TIN3_2/SOT0_1	15																																																																	
P053/AN44/PPG35_0/INT14_1/SCK0_1	16																																																																	

Page	Section	Change Results
14	■Pin Assignment MB91F52xD	<p>- Top</p> 
14	■Pin Assignment MB91F52xD	<p>The following note added on the bottom left of Figure.</p> <p>* In a single clock product, pin 71 and pin 72 are the general-purpose ports.</p>

Page	Section	Change Results																																																																																																																																																																																																																																																																																																																			
23, 24	■PIN Description	<p>A List of "Pin Description" modified.</p> <p>(Error)</p> <table border="1"> <thead> <tr> <th colspan="6">Pin no.</th> <th>Pin Name</th> </tr> <tr> <th>64</th> <th>80</th> <th>100</th> <th>120</th> <th>144</th> <th>176</th> <th></th> </tr> </thead> <tbody> <tr> <td>15</td> <td>18</td> <td>23</td> <td>27</td> <td>30</td> <td>37</td> <td>P047</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>38</td> <td>A17</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>28</td> <td>31</td> <td>39</td> <td>AN45</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>32</td> <td>40</td> <td>TRG8_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>33</td> <td>41</td> <td>TIN3_2</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>34</td> <td>42</td> <td>SOT0_1</td> </tr> <tr> <td>16</td> <td>19</td> <td>24</td> <td>29</td> <td>34</td> <td>42</td> <td>P177</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>35</td> <td>43</td> <td>TRG11_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>36</td> <td>44</td> <td>P050</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>37</td> <td>45</td> <td>A18</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>38</td> <td>46</td> <td>TRG5_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>39</td> <td>47</td> <td>PPG33_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>40</td> <td>48</td> <td>P051</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>41</td> <td>49</td> <td>A19</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>42</td> <td>50</td> <td>TRG9_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>43</td> <td>51</td> <td>P052</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>44</td> <td>52</td> <td>A20</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>45</td> <td>53</td> <td>PPG34_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>46</td> <td>54</td> <td>INT14_0</td> </tr> <tr> <td>17</td> <td>22</td> <td>27</td> <td>32</td> <td>38</td> <td>46</td> <td>P053</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>47</td> <td>55</td> <td>A21</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>48</td> <td>56</td> <td>AN44</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>49</td> <td>57</td> <td>PPG35_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>50</td> <td>58</td> <td>INT14_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>51</td> <td>59</td> <td>SCK0_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>52</td> <td>60</td> <td>P054</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>53</td> <td>61</td> <td>SYSCLK</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>54</td> <td>62</td> <td>PPG36_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>55</td> <td>63</td> <td>P055</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>56</td> <td>64</td> <td>CS2X</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>57</td> <td>65</td> <td>SIN10_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>58</td> <td>66</td> <td>AN43</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>59</td> <td>67</td> <td>PPG37_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>60</td> <td>68</td> <td>TIN4_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>61</td> <td>69</td> <td>P056</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>62</td> <td>70</td> <td>CS3X</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>63</td> <td>71</td> <td>ICU9_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>64</td> <td>72</td> <td>PPG0_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>65</td> <td>73</td> <td>ICU0_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>66</td> <td>74</td> <td>TIN5_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>67</td> <td>75</td> <td>DTT1_2</td> </tr> </tbody> </table>							Pin no.						Pin Name	64	80	100	120	144	176		15	18	23	27	30	37	P047	-	-	-	-	-	38	A17	-	-	-	28	31	39	AN45	-	-	-	-	32	40	TRG8_0	-	-	-	-	33	41	TIN3_2	-	-	-	-	34	42	SOT0_1	16	19	24	29	34	42	P177	-	-	-	-	35	43	TRG11_0	-	-	-	-	36	44	P050	-	-	-	-	37	45	A18	-	-	-	-	38	46	TRG5_1	-	-	-	-	39	47	PPG33_0	-	-	-	-	40	48	P051	-	-	-	-	41	49	A19	-	-	-	-	42	50	TRG9_0	-	-	-	-	43	51	P052	-	-	-	-	44	52	A20	-	-	-	-	45	53	PPG34_0	-	-	-	-	46	54	INT14_0	17	22	27	32	38	46	P053	-	-	-	-	47	55	A21	-	-	-	-	48	56	AN44	-	-	-	-	49	57	PPG35_0	-	-	-	-	50	58	INT14_1	-	-	-	-	51	59	SCK0_1	-	-	-	-	52	60	P054	-	-	-	-	53	61	SYSCLK	-	-	-	-	54	62	PPG36_0	-	-	-	-	55	63	P055	-	-	-	-	56	64	CS2X	-	-	-	-	57	65	SIN10_0	-	-	-	-	58	66	AN43	-	-	-	-	59	67	PPG37_0	-	-	-	-	60	68	TIN4_1	-	-	-	-	61	69	P056	-	-	-	-	62	70	CS3X	-	-	-	-	63	71	ICU9_0	-	-	-	-	64	72	PPG0_1	-	-	-	-	65	73	ICU0_1	-	-	-	-	66	74	TIN5_1	-	-	-	-	67	75	DTT1_2
Pin no.						Pin Name																																																																																																																																																																																																																																																																																																															
64	80	100	120	144	176																																																																																																																																																																																																																																																																																																																
15	18	23	27	30	37	P047																																																																																																																																																																																																																																																																																																															
-	-	-	-	-	38	A17																																																																																																																																																																																																																																																																																																															
-	-	-	28	31	39	AN45																																																																																																																																																																																																																																																																																																															
-	-	-	-	32	40	TRG8_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	33	41	TIN3_2																																																																																																																																																																																																																																																																																																															
-	-	-	-	34	42	SOT0_1																																																																																																																																																																																																																																																																																																															
16	19	24	29	34	42	P177																																																																																																																																																																																																																																																																																																															
-	-	-	-	35	43	TRG11_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	36	44	P050																																																																																																																																																																																																																																																																																																															
-	-	-	-	37	45	A18																																																																																																																																																																																																																																																																																																															
-	-	-	-	38	46	TRG5_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	39	47	PPG33_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	40	48	P051																																																																																																																																																																																																																																																																																																															
-	-	-	-	41	49	A19																																																																																																																																																																																																																																																																																																															
-	-	-	-	42	50	TRG9_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	43	51	P052																																																																																																																																																																																																																																																																																																															
-	-	-	-	44	52	A20																																																																																																																																																																																																																																																																																																															
-	-	-	-	45	53	PPG34_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	46	54	INT14_0																																																																																																																																																																																																																																																																																																															
17	22	27	32	38	46	P053																																																																																																																																																																																																																																																																																																															
-	-	-	-	47	55	A21																																																																																																																																																																																																																																																																																																															
-	-	-	-	48	56	AN44																																																																																																																																																																																																																																																																																																															
-	-	-	-	49	57	PPG35_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	50	58	INT14_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	51	59	SCK0_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	52	60	P054																																																																																																																																																																																																																																																																																																															
-	-	-	-	53	61	SYSCLK																																																																																																																																																																																																																																																																																																															
-	-	-	-	54	62	PPG36_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	55	63	P055																																																																																																																																																																																																																																																																																																															
-	-	-	-	56	64	CS2X																																																																																																																																																																																																																																																																																																															
-	-	-	-	57	65	SIN10_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	58	66	AN43																																																																																																																																																																																																																																																																																																															
-	-	-	-	59	67	PPG37_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	60	68	TIN4_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	61	69	P056																																																																																																																																																																																																																																																																																																															
-	-	-	-	62	70	CS3X																																																																																																																																																																																																																																																																																																															
-	-	-	-	63	71	ICU9_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	64	72	PPG0_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	65	73	ICU0_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	66	74	TIN5_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	67	75	DTT1_2																																																																																																																																																																																																																																																																																																															

Revision	ECN	Orig. of Change	Submission Date	Description of Change
				<p>Value: Min -30 Max 30  ↓  Pin name: SCK0 to SCK2,SCK5 to SCK11  SOT0 to SOT2,SOT5 to SOT11  Value: Min -30 Max 30  Pin name: SCK3,SCK4  SOT3,SOT4  Value: Min -300 Max 300  (4-1-1),(4-1-4)Valid SIN⇒SCK↑ setup time <math>t_{IVSHI}</math>  (4-1-2),(4-1-3)Valid SIN⇒SCK↓ setup time <math>t_{IVSLI}</math>  Corrected the following description.  Pin name: SCK0 to SCK11 SIN0 to SIN11  Value: Min 34 Max -  ↓  Pin name: SCK0 to SCK2,SCK5 to SCK11 SIN0 to SIN2,SIN5 to SIN11  Value: Min 34 Max -  Pin name: SCK3,SCK4,SIN3,SIN4  Value: Min 300 Max -  (4-1-1),(4-1-4)SCK↓⇒SOT delay time <math>t_{SLOVE}</math>  (4-1-2),(4-1-3)SCK↑⇒SOT delay time <math>t_{SHOVE}</math>  Corrected the following description.  Pin name: SCK0 to SCK11  SOT0 to SOT11  Value: Min - Max 33  ↓  Pin name: SCK0 to SCK2,SCK5 to SCK11  SOT0 to SOT2,SOT5 to SOT11  Value: Min - Max 33  Pin name: SCK3,SCK4 SOT3,SOT4  Value: Min - Max 300  (4-1-1),(4-1-2),(4-1-3),(4-1-4)SCK fall time <math>t_f</math>  Corrected the following description.  Pin name: SCK0 to SCK2,SCK5 to SCK11  Value: Min - Max 5  Pin name: SCK3,SCK4  Value: Min - Max 250  ↓  Pin name: SCK0 to SCK11  Value: Min - Max 5  (4-1-5)SCS↓⇒SCK↓ setup time <math>t_{CSSI}</math>  (4-1-6)SCS↓⇒SCK↑ setup time <math>t_{CSSU}</math>  (4-1-7)SCS↑⇒SCK↓ setup time <math>t_{CSSI}</math>  (4-1-8)SCS↑⇒SCK↑ setup time <math>t_{CSSU}</math>  Corrected the following description.  Pin name: SCK1 to SCK11  SCS1 to SCS3,SCS40 to SCS43,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11  Value: Min <math>t_{CSSU}+0</math> Max <math>t_{CSSU}+50</math>  ↓  Pin name: SCK1,SCK2,SCK5 to SCK11  SCS1,SCS2,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11  Value: Min <math>t_{CSSU}-50</math> Max <math>t_{CSSU}+0</math>  Pin name: SCK3,SCK4 SCS3,SCS40 to SCS43  Value: Min <math>t_{CSSU}-50</math> Max <math>t_{CSSU}+300</math></p>