





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	76
Program Memory Size	1.0625MB (1.0625M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 37x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f526fscpmc-gs-ere2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Product lineup comparison 176 pins

Product lineup comparison 176 pins			I	I	
	MB91F522L	MB91F523L	MB91F524L	MB91F525L	MB91F526L
System Clock		On chip	PLL Clock mult	iple method	
Minimum instruction execution time			12.5ns (80MH	lz)	
Flash Capacity (Program)	(256+64)KB	(384+64)KB	(512+64)KB	(768+64)KB	(1024+64)KB
Flash Capacity (Data)			64KB		
RAM Capacity	(48+	8)KB	(64+8)KB	(96+8)KB	(128+8)KB
External BUS I/F			Yes		
(22address/16data/4cs)			162		
DMA Transfer			16ch		
16-bit Base Timer			2ch		
Free-run Timer		1	6bit×3ch, 32bit	×3ch	
Input capture		1	6bit×4ch, 32bit	×6ch	
Output Compare		1	6bit×6ch, 32bit	×6ch	
16-bit Reload Timer			8ch		
PPG			16bit×48ch		
Up/down Counter			2ch		
Clock Supervisor			Yes		
External Interrupt			8ch×2units		
A/D converter		12bit×32d	ch (1unit), 12bit	×16ch (1unit)	
D/A converter (8bit)			2ch		
Multi-Function Serial Interface	12ch ^{*1}				
CAN	64msg×2ch/128msg×1ch				
Hardware Watchdog Timer			Yes		
CRC Formation			Yes		
Low-voltage detection reset			Yes		
Flash Security			Yes		
ECC Flash/WorkFlash			Yes		
ECC RAM			Yes		
Memory Protection Function (MPU)			Yes		
Floating point arithmetic (FPU)			Yes		
Real Time Clock (RTC)			Yes		
General-purpose port (#GPIOs)			152 ports		
SSCG			Yes		
Sub clock			Yes		
CR oscillator	Yes				
NMI request function	Yes				
OCD (On Chip Debug)	Yes				
TPU (Timing Protection Unit)	Yes				
Key code register	Yes				
Waveform generator	6ch				
Operation guaranteed temperature (T _A)			-40°C to +125		
Power supply			2.7V to 5.5V	*2	
Package			LQP176		

^{*1:} Only channel 3 and channel 4 support the I²C (fast mode/standard mode).

Only channel 5, channel 6, channel 7, channel 8, channel 10 and channel 11 support the I²C (standard mode).


^{*2:} The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.



2. Pin Assignment

MB91F52xB

MB91F522B, MB91F523B, MB91F524B, MB91F525B, MB91F526B



^{*} In a single clock product, pin 56 and pin 57 are the general-purpose ports.



Туре	Circuit	Remarks
J	Digital output Digital output CMOS-hys input Standby control Analog input	Analog input, General-purpose I/O port (5V tolerant) Output 4mA CMOS hysteresis input
К	Mode input Control	•Mode I/O • CMOS hysteresis input
L	Digital output TTL input	Open-drain I/O Output 25mA (Nch open-drain) TTL input
М	CMOS-hys input	CMOS hysteresis input Pull-up resistor 50kΩ
N	Input Standby control	•Main oscillation I/O



A 1.1		Address offset val	ue / Register name		Divi	
Address	+0	+1	+2	+3	Block	
000CF0 _н			[R/W] W 0000000 0-000000			
000СF4 _н	DCSR15 0	5 [R/W] H 000		[R/W] H 00000000	DMA Controller	
000CF8 _н	XX		[R/W] W XXXXXXXX XXXXXX	xx	[S]	
000СFС _н	XX		[R/W] W XXXXXXXX XXXXXX	xx		
000D00 _H to 000DF0 _H	I	_	_	-	Reserved [S]	
000DF4 _н	_	_	DNMIR [R/W] B 00	DILVR [R/W] B 11111	DMA	
000DF8 _н		DMACR 0	[R/W] W 0		Controller [S]	
000DFC _н	l	_	_	_	Reserved [S]	
000E00 _н	DDR00 [R/W] B,H,W 00000000	DDR01 [R/W] B,H,W 00000000	DDR02 [R/W] B,H,W 00000000	DDR03 [R/W] B,H,W 00000000	Data Direction	
000E04 _H	DDR04 [R/W] B,H,W 00000000	DDR05 [R/W] B,H,W 00000000	DDR06 [R/W] B,H,W 00000000	DDR07 [R/W] B,H,W 00000000	Register	
000E08 _H	DDR08 [R/W] B,H,W 00000000	DDR09 [R/W] B,H,W 00000000	DDR10 [R/W] B,H,W 00000000	DDR11 [R/W] B,H,W 00000000		
000E0С _н	DDR12 [R/W] B,H,W 00000000	DDR13 [R/W] B,H,W -0000000	DDR14 [R/W] B,H,W	DDR15 [R/W] B,H,W 000000	Data Direction	
000E10 _H	_	_	_	_	Register	
000E14 _H	_	_	_	_		
000E18 _H	DDR16 [R/W] B,H,W 00000000	DDR17 [R/W] B,H,W 00000000	DDR18 [R/W] B,H,W 00000000	DDR19 [R/W] B,H,W 00000000		
000E1C _н	_	_	_	_	Reserved	
000E20 _H	PFR00 [R/W] B,H,W 00000000	PFR01 [R/W] B,H,W 00000000	PFR02 [R/W] B,H,W 00000000	PFR03 [R/W] B,H,W 00000000		
000E24 _H	PFR04 [R/W] B,H,W 00000000	PFR05 [R/W] B,H,W 00000000	PFR06 [R/W] B,H,W 00000000	PFR07 [R/W] B,H,W 00000000		
000E28 _Н	PFR08 [R/W] B,H,W 00000000	PFR09 [R/W] B,H,W 00000000	PFR10 [R/W] B,H,W 00000000	PFR11 [R/W] B,H,W 00000000	Port Function	
000E2C _н	PFR12 [R/W] B,H,W 00000000	PFR13 [R/W] B,H,W -0000000	PFR14 [R/W] B,H,W 000	PFR15 [R/W] B,H,W 000000	Register	
000E30 _H	_	_	_	_		
000E34 _H	_	_	_	_		
000E38 _H	PFR16 [R/W] B,H,W 00000000	PFR17 [R/W] B,H,W 00000000	PFR18 [R/W] B,H,W 00000000	PFR19 [R/W] B,H,W 00000000		



A al al as a s		Address offset value	ue / Register name		Disale
Address	+0	+1	+2	+3	Block
000F70 _Н	RCRH0 [W] H,W XXXXXXX	RCRL0 [W] B,H,W XXXXXXXX	UDCRH0 [R] H,W 00000000	UDCRL0 [R] B,H,W 00000000	Up/Down
000F74 _H	CCR0 [R/W] B,H 00000000 -0001000		_	CSR0 [R/W] B 00000000	Counter 0
000F78 _H to 000F7C _H	-			_	Reserved
000F80н	RCRH1 [W] H,W		Up/Down		
000F84 _н		R/W] B,H) -0001000	_	CSR1 [R/W] B 00000000	Counter 1
000F88 _н	_	_	MSCH45 [R] B,H,W 00000000	MSCL45 [R/W] B,H,W 00	Input Capture 4,5 32-bit ICU Cycle and pulse width measurement control 45
000F8С _н	_	_	MSCH67 [R] B,H,W 00000000	MSCL67 [R/W] B,H,W 00	Input Capture 6,7 32-bit ICU Cycle and pulse width measurement control 67
000F90 _н		OCCP10 00000000 00000000			Output Compare
000F94 _н		OCCP11 00000000 00000000			32-bit OCU
000F98 _н	_	_	OCSH1011 [R/W] B,H,W 000	OCSL1011 [R/W] B,H,W 000000	Output Compare 10,11 32-bit OCU
000F9Сн	_	_	_	OCLS1011 [R/W] B,H,W 0000	OCU1011 Output level control register
000FA0 _н		CPCLR5 111111111 11111111			
000FA4 _Н	TCDT5 [R/W] W 00000000 00000000 00000000				Free-run Timer 5 32-bit FRT
000FA8н	TCCSH5 [R/W]B,H,W 000	TCCSL5 [R/W]B,H,W -1-00000	_	_	
000FAC _H to 000FCC _H	_	_	_	_	Reserved



A -1 -1	Address offset value / Register name				BL . !
Address	+0	+1	+2	+3	Block
001344н	ADCOMP28/ADCOMPB28[R/W] H,W 00000000 00000000			COMPB29[R/W] H,W	
001348н	ADCOMP30/ADCOMPB30[R/W] H,W 00000000 00000000			COMPB31[R/W] H,W 00 00000000	
00134С _н	ADTCS0[R 00000000	-	· ·	[R/W] B,H,W 00 0010	
001350 _н	ADTCS2[R 00000000	- · · · · · · · · · · · · · · · · · · ·	· ·	[R/W] B,H,W 00 0010	
001354 _Н	ADTCS4[R 00000000	-	· ·	[R/W] B,H,W 00 0010	
001358н	ADTCS6[R 00000000	-		[R/W] B,H,W 00 0010	
00135С _н	ADTCS8[R 00000000	-	· ·	[R/W] B,H,W 00 0010]
001360н	ADTCS10[R/W] B,H,W 00000000 0010		ADTCS11[R/W] B,H,W 00000000 0010		_
001364н	ADTCS12[R/W] B,H,W 00000000 0010		ADTCS13[R/W] B,H,W 00000000 0010		
001368н	ADTCS14[R/W] B,H,W 00000000 0010		ADTCS15[R/W] B,H,W 00000000 0010		12-bit A/D
00136Сн	ADTCS16[F 00000000	-	ADTCS17[R/W] B,H,W 00000000 0010		converter 1/2 unit
001370н	ADTCS18[F 00000000	R/W] B,H,W 0 0010		ADTCS19[R/W] B,H,W 00000000 0010	
001374н	=	S20[R/W] B,H,W ADTCS21[R/W] B,H,W 00000 0010			
001378н	ADTCS22[R/W] B,H,W ADTCS23[R/W] B,H,W 00000000 0010		-		
00137Сн	ADTCS24[R/W] B,H,W ADTCS25[R/W] B,H,W 00000000 0010				
001380н	ADTCS26[F 00000000	R/W] B,H,W 0 0010	ADTCS27[R/W] B,H,W 00000000 0010		
001384н	ADTCS28[R/W] B,H,W 00000000 0010		ADTCS29[R/W] B,H,W 00000000 0010		
001388н	ADTCS30[F 00000000	R/W] B,H,W 0 0010	ADTCS31[R/W] B,H,W 00000000 0010		
00138С _н		R] B,H,W 00000000		1[R] B,H,W 0 00000000	
001390н	-	[R] B,H,W 00000000		3[R] B,H,W 0 00000000	



A al alasa a a		Address offset val	ue / Register name		Disals
Address	+0	+1	+2	+3	Block
001790н	—/(TBYTE31)/ (LAMESR1) [R/W] B,H,W	MESR1) (LAMERT1) (LAMIER1) (LAMTID1) (LAMTID1) (R/W] B,H,W (R/W] B,H,W (R/W] B,H,W (R/W] B,H,W (R/W) B		Multi-UART1 *3: Reserved because CSIO mode is not set	
001794н	BGR1[R/W] H,W 00000000 00000000		— /(ISMK1)[R/W] B,H,W ⁺²	— /(ISBA1)[R/W] B,H,W *2	immediately after reset.
001798н	FCR11[R/W] B,H,W 00100	FCR01[R/W] B,H,W -0000000	_	R/W] B,H,W 00000000	*4: Reserved because LIN2.1 mode is not set
00179Сн	FTICR1[R/ 00000000		_	_	immediately after reset.
0017A0 _н	SCR2/(IBCR2)[R/W] B,H,W 000000	SMR2[R/W] B,H,W 000-00-0	SSR2[R/W] B,H,W 0-000011		Multi-UART2
0017А4н	//DDD12//TDD12\\[D\M\] B H \M		RDR02/(TDR02)[R/W] B,H,W 0 00000000 *1		*1: Byte access is possible only for
0017А8н	SACSR2[R/W] B,H,W 0000 00000000		STMR2[R] B,H,W 00000000 00000000		access to lower 8 bits.
0017АСн	STMCR2[R/W] B,H,W 00000000 00000000		— /(SCSCR2/SF	*2: Reserved because I ² C	
0017B0 _н	— /(SCSTR32)/ (LAMSR2) [R/W] B,H,W	— /(SCSTR22)/ (LAMCR2) [R/W] B,H,W	— /(SCSTR12)/ (SFLR12) [R/W] B,H,W	— /(SCSTR02)/ (SFLR02) [R/W] B,H,W	mode is not set immediately after reset.
0017В4н	_	— /(SCSFR22) [R/W] B,H,W *3	— /(SCSFR12) [R/W] B,H,W *3	— /(SCSFR02) [R/W] B,H,W *3	*3: Reserved because CSIO mode is not set immediately after
0017В8 _н	—/(TBYTE32)/ (LAMESR2) [R/W] B,H,W	—/(TBYTE22)/ (LAMERT2) [R/W] B,H,W	/(TBYTE12)/ (LAMIER2) [R/W] B,H,W ⁻³ (LAMTID2) [R/W] B,H,W 00000000		*4: Reserved because LIN2.1 mode is not set
0017ВСн	•	2[R/W] H, W		— /(ISBA2)[R/W] B,H,W * ^{*2}	immediately after reset.
0017С0н	FCR12[R/W] B,H,W 00100	FCR02[R/W] B,H,W -0000000	00000000 00000000		Multi-UART2
0017С4 _н	FTICR2[R/ 00000000	=	_	_	



		Address offset va			
Address	+0	+1	+2	+3	Block
0020BC _н	MSGVAL80 00000000			70 [R] B,H,W 0 00000000	CANO
0020C0 _H to 0020FC _H	_		_		— CAN0 (128msb)
002100н	CTRLR1 [R/W] B,H,W 000-0001			R/W] B,H,W 00000000	
002104н	ERRCNT1 00000000		_	/W] B,H,W 00000001	
002108н	INTR1 [F 00000000		_	R/W] B,H,W X00000	
00210С _н	BRPER1 [F	-	_	_	
002110 _н	IF1CREQ1 [0 0	_		[R/W] B,H,W 00000000	
002114 _н	IF1MSK21 [R/W] B,H,W 11-11111 11111111			IF1MSK11 [R/W] B,H,W 11111111 11111111	
002118 _н	IF1ARB21 [R/W] B,H,W 00000000 00000000		IF1ARB11 [R/W] B,H,W 00000000 00000000		(64msb)
00211С _н	IF1MCTR1 [R/W] B,H,W 00000000 00000		_	_	
002120 _н	IF1DTA11 [R/W] B,H,W 00000000 00000000		IF1DTA21 [R/W] B,H,W 00000000 00000000		
002124 _н	IF1DTB11 [I 00000000			[R/W] B,H,W 0 00000000	
002128н	_	_	_	_	
00212C _н	_	_	_	_	
002130 _H , 002134 _H		Reserved (I	IF1 data mirror)		
002138 _Н	_	_	_	_	
00213С _Н	_	_	_	_	
002140 _н	IF2CREQ1 [R/W] B,H,W 0 00000001			[R/W] B,H,W 00000000	CAN1 (64msb)
002144 _н	IF2MSK21 [11-11111	_		[R/W] B,H,W I 11111111	
002148 _н	IF2ARB21 [00000000	-		[R/W] B,H,W 0 00000000	
00214С _н	IF2MCTR1 [00000000		_	_	



	Interrupt	Interrupt number			Default	
Interrupt factor	Decimal	Hexa decimal	Interrupt level	Offset	address for TBR	RN
	66	42		2F4 _H	000FFEF4 _H	
Used with the INT instruction	1		-		1	-
	255	FF		000н	000FFC00 _H	


Note: It does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

- *1: It does not support a DMA transfer by the status of the multi-function serial interface and I²C reception.
- *2: Reload timer ch.4 to ch.7 do not support a DMA transfer by the interrupt.
- *3: PPG ch.24 to ch.47 do not support a DMA transfer by the interrupt.
- *4: The clock calibration unit does not support a DMA transfer by the interrupt.
- *5: 32-bit Free-run timer ch.3, ch.4 and ch.5 do not support a DMA transfer by the interrupt.
- *6: There is no resource corresponding to the interrupt level.
- *7: It does not support a DMA transfer by the external low-voltage detection interrupt.
- *8: REALOS is a trademark of Cypress.





120 pins	Interrupt number		Interrupt		Default	
Interrupt factor	Decimal	Hexadecimal	level	Offset	address for TBR	RN
Reset	0	0	-	3FC _H	000FFFFC _H	-
System reserved	1	1	-	3F8 _H	000FFFF8 _H	-
System reserved	2	2	-	3F4 _H	000FFFF4 _H	-
System reserved	3	3	-	3F0 _H	000FFFF0 _H	-
System reserved	4	4	-	3ЕСн	000FFFEC _н	-
FPU exception	5	5	-	3E8 _H	000FFFE8 _H	-
Exception of instruction access protection violation	6	6	_	3E4 _H	000FFFE4 _H	_
Exception of data access protection violation	7	7	_	3E0 _H	000FFFE0 _H	_
Data access error interrupt	8	8	-		000FFFDC _H	-
INTE instruction	9	9	-		000FFFD8 _H	-
Instruction break	10	0A	-		000FFFD4 _H	-
System reserved	11	0B	-		000FFFD0 _H	_
System reserved	12	0C	_		000FFFCC _H	_
System reserved	13	0D	_		000FFFC8 _H	-
Exception of invalid instruction	14	0E	_		000FFFC4 _H	_
NMI request		02		00 ін	000111016	
Error generation during internal bus diagnosis						
XBS RAM double-bit error generation	15	0F	15 (F _H)	3C0 _H	000FFFC0 _H	_
Backup RAM double-bit error generation	13	OI OI	Fixed	JCOH	OOOI I I COH	_
TPU violation						
External interrupt 0-7	16	10	ICR00	3DC	000FFFBC _H	0
External interrupt 8-15	10	10	ICKUU	SBCH	OUOFFFBCH	
•	17	11	ICR01	3B8 _H	000FFFB8 _H	1*
External low-voltage detection interrupt	18	12	ICR02	204	000FFFB4 _H	2*
Reload timer 0/1/4/5						3*
Reload timer 2/3/6/7	19	13	ICR03	3B0 _H	000FFFB0 _H	3"
Multi-function serial interface		14	ICR04	3АСн	000FFFAC _н	
ch.0 (reception completed)	20					4*
Multi-function serial interface						
ch.0 (status)						
Multi-function serial interface	21	15	ICR05	3A8 _H	000FFFA8 _н	5*
ch.0 (transmission completed)						
Multi-function serial interface						
ch.1 (reception completed)	22	16	ICR06	3A4 _H	000FFFA4 _н	6*
Multi-function serial interface						
ch.1 (status)						
Multi-function serial interface	23	17	ICR07	3A0 _H	000FFFA0 _н	7*
ch.1 (transmission completed) Multi-function serial interface						
ch.2 (reception completed)						
· · · · · · · · · · · · · · · · · · ·	24	18	ICR08	39Сн	000FFF9С _н	8*
Multi-function serial interface						
ch.2 (status) Multi-function serial interface	1		 			
	25	19	ICR09	398н	000FFF98 _н	9*
ch.2 (transmission completed)						
Multi-function serial interface						
ch.3 (reception completed)	26	1A	ICR10	394 _H	000FFF94 _н	10'
Multi-function serial interface						
ch.3 (status)						


































14. Ordering Information MB91F52xxxC*1

Part number	Sub clock	CSV Initial value	LVD Initial value	Package ^{*2}
MB91F526LWCPMC	Yes	ON	ON	
MB91F526LYCPMC			OFF	
MB91F526LJCPMC		OFF	ON	
MB91F526LLCPMC			OFF	
MB91F525LWCPMC		ON	ON	
MB91F525LYCPMC			OFF	
MB91F525LJCPMC		OFF	ON	
MB91F525LLCPMC			OFF	
MB91F524LWCPMC		ON	ON	
MB91F524LYCPMC			OFF	
MB91F524LJCPMC		OFF	ON	
MB91F524LLCPMC			OFF	
MB91F523LWCPMC		ON	ON	
MB91F523LYCPMC			OFF	
MB91F523LJCPMC		OFF	ON	
MB91F523LLCPMC			OFF	
MB91F522LWCPMC		ON	ON	
MB91F522LYCPMC			OFF	
MB91F522LJCPMC		OFF	ON	
MB91F522LLCPMC			OFF	LQP · 176 pin,
MB91F526LSCPMC	None	ON	ON	Plastic
MB91F526LUCPMC			OFF	
MB91F526LHCPMC		OFF	ON	
MB91F526LKCPMC			OFF	
MB91F525LSCPMC		ON	ON	
MB91F525LUCPMC			OFF	
MB91F525LHCPMC		OFF	ON	
MB91F525LKCPMC			OFF	
MB91F524LSCPMC		ON	ON	
MB91F524LUCPMC			OFF	
MB91F524LHCPMC		OFF	ON	
MB91F524LKCPMC			OFF	
MB91F523LSCPMC		ON	ON	
MB91F523LUCPMC			OFF	
MB91F523LHCPMC		OFF	ON	
MB91F523LKCPMC			OFF	
MB91F522LSCPMC		ON	ON	
MB91F522LUCPMC			OFF	
MB91F522LHCPMC		OFF	ON	
MB91F522LKCPMC			OFF	



Page	Section	Change Results			
		Corrected the following description for Product lineup			
		comparison(100 pin).			
		Multi-Function 12ch			
8	■Product Lineup	Serial Interface			
		Multi-Function 12ch ¹			
		Serial Interface			
		Added the following sentences under Product lineup comparison(100 pin)			
8	■Product Lineup	*1: Only channel 5, channel 6, channel 7, channel 8 and			
		channel 11 support the I^2 C (standard mode).			
		Corrected the following description for Product lineup			
		comparison(120 pin).			
		Multi-Function 42ah			
9	■Product Lineup	Serial Interface			
		Multi-Function 12ch ¹			
		Serial Interface			
		Added the following sentences under Product lineup			
		comparison(120 pin)			
9	■Product Lineup	*1: Only channel 3 and channel 4 support the I ² C (high-speed			
		mode/standard mode). Only channel 5, channel 6, channel 7, channel 8 and			
		channel 11 support the I^2 C (standard mode).			
		Corrected the following description for Product lineup			
		comparison(144 pin).			
		Multi-Function			
10	■Product Lineup	Serial Interface			
		<u></u>			
		Multi-Function 12ch ¹			
		Serial Interface			
		Added the following sentences under Product lineup			
		comparison(144 pin) *1: Only channel 3 and channel 4 support the I ² C (high-speed)			
10	■Product Lineup	mode/standard mode).			
		Only channel 5, channel 6, channel 7, channel 8, channel			
		10 and channel 11 support the I ² C (standard mode).			
		Corrected the following description for Product lineup			
		comparison(176 pin).			
		Multi-Function 12ch			
11	■Product Lineup	Serial Interface			
		\			
		Multi-Function 12ch ^{*1}			
		Serial Interface			
		Added the following sentences under Product lineup comparison(176 pin)			
		*1: Only channel 3 and channel 4 support the I ² C (high-speed			
11	■Product Lineup	mode/standard mode).			
		Only channel 5, channel 6, channel 7, channel 8, channel			
		10 and channel 11 support the I ² C (standard mode).			



Page	Section	Change Results
15	■Pin Assignment MB91F52xF	Signals indicated by the shading below deleted in Figure. (Error) - Bottom
		49 087/DAO0/PPG7_0/INT8_0 48 P086/DAO1/PPG6_0 47 P082/SIN5_0/AN1/PPG2_0 46 P081/SOTS_0/SDA5/AN0/PPG1_0 45 P153/SCK5_0/SCL5/AN32/FRCK1_1/INT4_1 44 P152/SCS53_0 41 P073/SOT4_0/SDA4/AN33/ICU3_2 42 P073/SOT4_0/SDA4/AN33/ICU3_2/INTS_0 41 P071/SCK4_2/AN35/ICU1_2/MONCLIK 40 P070/ICU0_2 39 P067/AN36/FRCK5_0/AIN0_1 38 P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1 39 P067/SCS41_0/AN39/FPG5_1/FRCK1_0/BIN1_1 36 P064/SCS42_0/AN38/FRCK2_0/AIN1_1/PPG43_1 36 P064/SCS42_0/AN39/PPG5_1/FRCK1_0/BIN1_1 37 P063/SCS41_0/AN39/PPG5_1/FRCK1_0/BIN1_1 38 P064/SCS10_1/SCS40_0/AN40/PPG4_1/FRCK0_0/TOT7_1/ZIN1_1 39 P067/SCS10_1/SCS40_0/AN40/PPG3_1/ICU3_1/TOT6_1/INT13_1 30 AVSS1/AVRL1 30 AVSS1/AVRL1 30 AVSS1/AVRL1 29 P057/SCK10_1/AN42/ICU8_0/TRG0_2/PPG1_1/ICU1_1/TIN6_1 26 VSS
		1
		VCC P087/DAO0/PPG7_0/INT8_0 P087/DAO0/PPG7_0/INT8_0 P088/DAO1/PPG6_0 P088/SIN5_0/AN1/PPG2_0 P081/SOTS_0/SCA5/AN0/PPG1_0 P153/SCKS_0/SCL5/AN32/FRCK1_1/INT4_1 P152/SCS3_0 P071/SCK4_2/AN35/ICU1_2/MONCLK P070/ICU0_2 P071/SCK4_2/AN35/ICU1_2/MONCLK P070/ICU0_2 P067/AN36/FRCK5_0/AN0_1 P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1 P066/SOT4_2/SCS3_0/AN37/FRCK4_0/BIN0_1 P066/SCS4_0/AN38/FRCK2_0/AIN1_1/PPG44_1 P064/SCS42_0/AN38/FRCK2_0/AIN1_1/PPG43_1 P063/SCS41_0/AN39/PPG5_1/FRCK1_0/BIN1_1 P062/SCS10_1/SCS40_0/AN40/PPG4_1/FRCK0_0/TOT7_1/ZIN1_1 P061/SOT10_1/AN41/ICU6_0/PPG3_1/ICU3_1/TOT6_1/INT13_1 P063/SCS10_0/PPG2_1/ICU2_1/TOT5_1/INT13_0 AVSHI P057/SCK10_1/AN42/ICU8_0/TRG0_2/PPG1_1/ICU1_1/TIN6_1 AVCCI P055/SIN10_0/AN43/PPG37_0/TIN4_1 VSS



Page	Section	Change Results
135	■Interrupt Vector Table	"42" is deleted as shown below from the interrupt factor in Interrupt vector 144pin. (Error) PPG2/3/12/13/22/ 23/32/33/42/43 16-bit free-run timer 2 (0 detection) / (compare clear) (Correct) PPG2/3/12/13/22/ 23/32/33/43 16-bit free-run timer 2 (0 detection) / (compare clear) 41 29 ICR 358 FF58 H 000F FF58 H 25 3
137	■Interrupt Vector Table	The interrupt factor in Interrupt vector 144pin modified as follows: (Error) Base timer 1 IRQ0 Base timer 1 IRQ1 (Correct) Base timer 1 IRQ0 Base timer 1 IRQ0 Base timer 1 IRQ0 Base timer 1 IRQ1
137	■Interrupt Vector Table	The following sentence deleted from Interrupt vector 144pins. (Error) *5: It does not support the DMA transfer by the interrupt because of the RAM ECC bit error.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm

Automotive cypress.com/automotive

Clocks & Buffers cypress.com/clocks

Interface cypress.com/interface

Lighting & Power Control cypress.com/powerpsoc

Memory cypress.com/memory

PSoC cypress.com/psoc

Touch Sensing cypress.com/touch

USB Controllers cypress.com/usb

Wireless/RF cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training | Components

Technical Support cypress.com/support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries

© Cypress Semiconductor Corporation, 2014-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-04662 Rev. *D June 23, 2016 Page 289 of 289