



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	76
Program Memory Size	1.0625MB (1.0625M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 37x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f526fwbpmc-gte1

Pin no.						Pin Name	Polarity	I/O circuit types ^{*8}	Function ^{*9}
64	80	100	120	144	176				
3 ^{*1}	3 ^{*1}	3 ^{*1}	6 ^{*1}	9	11	P024	-	F	General-purpose I/O port
						WR0X ^{*2,} ^{*3, *4, *5}	-		External bus/Write strobe 0 output
						SIN4_1	-		Multi-function serial ch.4 serial data input (1)
						PPG24_0	-		PPG ch.24 output (0)
						TIN1_0	-		Reload timer ch.1 event input (0)
						RTO4_1	-		Waveform generator ch.4 output pin (1)
						INT15_0	-		INT15 External interrupt input (0)
-	-	4 ^{*1}	7 ^{*1}	10	12	P025	-	A	General-purpose I/O port
						WR1X ^{*4,} ^{*5}	-		External bus/Write strobe 1 output
						SOT4_1	-		Multi-function serial ch.4 serial data output (1)
						PPG25_0	-		PPG ch.25 output (0)
						TIN2_0	-		Reload timer ch.2 event input (0)
-	-	-	-	-	13	P172	-	A	General-purpose I/O port
						PPG38_1	-		PPG ch.38 output (1)
-	4 ^{*1}	5 ^{*1}	8 ^{*1}	11	14	P026	-	F	General-purpose I/O port
						A00 ^{*3, *4,} ^{*5}	-		External bus/Address bit0 output (0)
						SCK4_1	-		Multi-function serial ch.4 clock I/O (1)
						PPG26_0	-		PPG ch.26 output (0)
						TIN3_0	-		Reload timer ch.3 event input (0)
4 ^{*1}	5 ^{*1}	6 ^{*1}	9 ^{*1}	12	15	P027	-	A	General-purpose I/O port
						A01 ^{*2, *3,} ^{*4, *5}	-		External bus/Address bit1 output (0)
						SCS40_1	-		Serial chip select 40 I/O (1)
						PPG27_0	-		PPG ch.27 output (0)
						TOT0_0	-		Reload timer ch.0 output (0)
						RTO3_1	-		Waveform generator ch.3 output pin (1)
-	-	-	-	-	16	P173	-	A	General-purpose I/O port
						PPG39_1	-		PPG ch.39 output (1)
-	-	7 ^{*1}	10 ^{*1}	13	17	P030	-	A	General-purpose I/O port
						A02 ^{*4, *5}	-		External bus/Address bit2 output (0)
						SCS41_1	-		Serial chip select 41 output (1)
						PPG28_0	-		PPG ch.28 output (0)
						TOT1_0	-		Reload timer ch.1 output (0)
-	6 ^{*1}	8 ^{*1}	11 ^{*1}	14	18	P031	-	A	General-purpose I/O port
						A03 ^{*3, *4,} ^{*5}	-		External bus/Address bit3 output (0)
						SCS42_1	-		Serial chip select 42 output (1)
						PPG29_0	-		PPG ch.29 output (0)
						TOT2_0 ^{*3}	-		Reload timer ch.2 output (0)

Pin no.						Pin Name	Polarity	I/O circuit types ^{*8}	Function ^{*9}
64	80	100	120	144	176				
-	48 ^{*1}	59	69	85	104	P100	-	G	General-purpose I/O port
						SCK7_0/ SCL7 ^{*3}	-		Multi-function serial ch.7 clock I/O (0)/ I ² C bus serial clock I/O
						AN12	-		ADC analog 12 input
						PPG8_0	-		PPG ch.8 output (0)
-	-	60	70	86	105	P101	-	G	General-purpose I/O port
						SOT7_0/ SDA7	-		Multi-function serial ch.7 serial data output (0)/I ² C bus serial data I/O
						AN13	-		ADC analog 13 input
						PPG9_0	-		PPG ch.9 output (0)
40 ^{*1}	49 ^{*1}	61	71	87	106	P102	-	G	General-purpose I/O port
						SIN7_0 ^{*2, *3}	-		Multi-function serial ch.7 serial data input (0)
						AN14	-		ADC analog 14 input
						PPG10_0	-		PPG ch.10 output (0)
						INT10_0	-		INT10 External interrupt input (0)
41 ^{*1}	50 ^{*1}	62	72	88	107	P103	-	H	General-purpose I/O port
						SCS73_0 ^{*2, *3}	-		Serial chip select 73 output (0)
						AN15	-		ADC analog 15 input
						PPG11_0	-		PPG ch.11 output (0)
42 ^{*1}	51 ^{*1}	63	73	89	108	P104	-	H	General-purpose I/O port
						SCS72_0 ^{*2, *3}	-		Serial chip select 72 output (0)
						AN16	-		ADC analog 16 input
						PPG12_0	-		PPG ch.12 output (0)
43 ^{*1}	52 ^{*1}	64	74	90	109	P105	-	H	General-purpose I/O port
						SCS71_0 ^{*2, *3}	-		Serial chip select 71 output (0)
						AN17	-		ADC analog 17 input
						PPG13_0	-		PPG ch.13 output (0)
-	-	65	75	91	110	P106	-	H	General-purpose I/O port
						SCS70_0	-		Serial chip select 70 I/O (0)
						AN18	-		ADC analog 18 input
						PPG14_0	-		PPG ch.14 output (0)
-	53	66	76	92	111	P107	-	B	General-purpose I/O port
						AN19	-		ADC analog 19 input
						PPG15_0	-		PPG ch.15 output (0)
-	-	-	-	-	112	P193	-	A	General-purpose I/O port
						PPG25_1	-		PPG ch.25 output (1)
-	-	-	77	93	113	P154	-	B	General-purpose I/O port
						AN20	-		ADC analog 20 input
-	-	-	78	94	114	P155	-	B	General-purpose I/O port
						AN21	-		ADC analog 21 input

Pin no.						Pin Name	Polarity	I/O circuit types* ⁸	Function* ⁹
64	80	100	120	144	176				
44	54	67	79	95	115	NMIX	N	M	Non-masking interrupt input
45	55	68	80	96	116	P110	-	B	General-purpose I/O port
						TX1(64)	-		CAN transmission data 1 output
						SCS63_0	-		Serial chip select 63 output (0)
						AN22	-		ADC analog 22 input
-	-	69	81	97	117	P111	-	G	General-purpose I/O port
						RX1(64)	-		CAN reception data 1 input
						SCS62_0	-		Serial chip select 62 output (0)
						AN23	-		ADC analog 23 input
						INT1_0	-		INT1 External interrupt input (0)
-	-	-	82	98	118	P112	-	B	General-purpose I/O port
						AN24	-		ADC analog 24 input
						PPG16_0	-		PPG ch.16 output (0)
						RTO0_0	-		Waveform generator ch. 0 output pin (0)
-	-	-	83	99	119	P113	-	B	General-purpose I/O port
						AN25	-		ADC analog 25 input
						PPG17_0	-		PPG ch.17 output (0)
						RTO1_0	-		Waveform generator ch. 1 output pin (0)
-	-	-	-	-	120	P194	-	A	General-purpose I/O port
						FRCK5_1	-		Free-run timer 5 clock input (1)
						PPG26_1	-		PPG ch.26 output (1)
-	-	-	-	-	121	P195	-	A	General-purpose I/O port
						FRCK4_1	-		Free-run timer 4 clock input (1)
						PPG27_1	-		PPG ch.27 output (1)
-	56	70	84	100	122	P114	-	B	General-purpose I/O port
						SCS61_0	-		Serial chip select 61 output (0)
						AN26	-		ADC analog 26 input
						PPG18_0	-		PPG ch.18 output (0)
						RTO2_0	-		Waveform generator ch.2 output pin (0)
46	57	71	85	101	123	P115	-	G	General-purpose I/O port
						RX1_1	-		CAN reception data 1 input (1)
						SOT6_0/ SDA6	-		Multi-function serial ch.6 serial data output (0)/I ² C bus serial data I/O
						AN27	-		ADC analog 27 input
						PPG19_0	-		PPG ch.19 output (0)
						RTO3_0	-		Waveform generator ch.3 output pin (0)
						INT1_1	-		INT1 External interrupt input (1)
47	58	72	86	102	124	P116	-	G	General-purpose I/O port
						SCK6_0/ SCL6	-		Multi-function serial ch.6 clock I/O (0)/I ² C bus serial clock I/O
						AN28	-		ADC analog 28 input
						PPG20_0	-		PPG ch.20 output (0)
						RTO4_0	-		Waveform generator ch.4 output pin (0)

*1: There is a restriction of pin functions. See "Pin Name" of this table.

*2: not supported in 64pin

*3: not supported in 80pin

*4: not supported in 100pin

*5: not supported in 120pin

*6: not supported in 144pin

*7: not supported in 176pin

*8: For the I/O circuit types, see "I/O CIRCUIT TYPE".

*9: For switching, see "I/O Port" in HARDWARE MANUAL.

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
000400 _H	ICSEL0 [R/W] B,H,W ----000	ICSEL1 [R/W] B,H,W ----000	ICSEL2 [R/W] B,H,W ----0	ICSEL3 [R/W] B,H,W ----0	DMA request generation and clear
000404 _H	—	ICSEL5 [R/W] B,H,W ----000	ICSEL6 [R/W] B,H,W ----0000	ICSEL7 [R/W] B,H,W ----0000	
000408 _H	ICSEL8 [R/W] B,H,W ----00	ICSEL9 [R/W] B,H,W ----00	ICSEL10 [R/W] B,H,W ----00	ICSEL11 [R/W] B,H,W ----000	
00040C _H	—	ICSEL13 [R/W] B,H,W ----00	ICSEL14 [R/W] B,H,W ----00	ICSEL15 [R/W] B,H,W ----00	
000410 _H	ICSEL16 [R/W] B,H,W ----0000	ICSEL17 [R/W] B,H,W ----00	ICSEL18 [R/W] B,H,W ---00000	ICSEL19 [R/W] B,H,W ----000	
000414 _H	ICSEL20 [R/W] B,H,W ----000	ICSEL21 [R/W] B,H,W ----00	ICSEL22 [R/W] B,H,W ----00	ICSEL23 [R/W] B,H,W ----00	
000418 _H	IRPR0H [R] B,H,W 00-----	IRPR0L [R] B,H,W 00-----	IRPR1H [R] B,H,W 00-----	IRPR1L [R] B,H,W 00-----	
00041C _H	—	—	IRPR3H [R] B,H,W 000000--	IRPR3L [R] B,H,W 000000--	
000420 _H	IRPR4H [R] B,H,W 0000----	IRPR4L [R] B,H,W 0000----	IRPR5H [R] B,H,W 0000----	IRPR5L [R] B,H,W 000----	Interrupt Request Batch Reading Register
000424 _H	IRPR6H [R] B,H,W --00----	IRPR6L [R] B,H,W 0000----	IRPR7H [R] B,H,W -0-00---	IRPR7L [R] B,H,W -----00	
000428 _H	IRPR8H [R] B,H,W --0-----	IRPR8L [R] B,H,W -00-----	IRPR9H [R] B,H,W -0-----	IRPR9L [R] B,H,W -0-----	
00042C _H	IRPR10H [R] B,H,W -0-----	IRPR10L [R] B,H,W -0-----	IRPR11H [R] B,H,W 0-----	IRPR11L [R] B,H,W 0-----	
000430 _H	IRPR12H [R] B,H,W --0000--	IRPR12L [R] B,H,W ----00--	IRPR13H [R] B,H,W 00-----	IRPR13L [R] B,H,W 00-----	
000434 _H	IRPR14H [R] B,H,W 00000000	IRPR14L [R] B,H,W 00000000	IRPR15H [R] B,H,W 000-----	IRPR15L [R] B,H,W 0000000-	DMA request generation and clear
000438 _H	ICSEL24 [R/W] B,H,W ----00	ICSEL25 [R/W] B,H,W ---00000	ICSEL26 [R/W] B,H,W ----0	ICSEL27 [R/W] B,H,W ----0	Reserved [S]
00043C _H	—	—	—	—	

Address	Address offset value / Register name				Block				
	+0	+1	+2	+3					
000CA0 _H	DCCR10 [R/W] W 0----000 --00--00 00000000 0-000000								
000CA4 _H	DCSR10 [R/W] H 0-----000		DTCR10 [R/W] H 00000000 00000000						
000CA8 _H	DSAR10 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CAC _H	DDAR10 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CB0 _H	DCCR11 [R/W] W 0----000 --00--00 00000000 0-000000								
000CB4 _H	DCSR11 [R/W] H 0-----000		DTCR11 [R/W] H 00000000 00000000						
000CB8 _H	DSAR11 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CBC _H	DDAR11 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CC0 _H	DCCR12 [R/W] W 0----000 --00--00 00000000 0-000000								
000CC4 _H	DCSR12 [R/W] H 0-----000		DTCR12 [R/W] H 00000000 00000000		DMA Controller [S]				
000CC8 _H	DSAR12 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CCC _H	DDAR12 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CD0 _H	DCCR13 [R/W] W 0----000 --00--00 00000000 0-000000								
000CD4 _H	DCSR13 [R/W] H 0-----000		DTCR13 [R/W] H 00000000 00000000						
000CD8 _H	DSAR13 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CDC _H	DDAR13 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CE0 _H	DCCR14 [R/W] W 0----000 --00--00 00000000 0-000000								
000CE4 _H	DCSR14 [R/W] H 0-----000		DTCR14 [R/W] H 00000000 00000000						
000CE8 _H	DSAR14 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000CEC _H	DDAR14 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
0013E8 _H	ADTECS14[R/W] B,H,W -----0 ---00000		ADTECS15[R/W] B,H,W -----0 ---00000		12-bit A/D converter 1/2 unit
0013EC _H	ADTECS16[R/W] B,H,W -----0 ---00000		ADTECS17[R/W] B,H,W -----0 ---00000		
0013F0 _H	ADTECS18[R/W] B,H,W -----0 ---00000		ADTECS19[R/W] B,H,W -----0 ---00000		
0013F4 _H	ADTECS20[R/W] B,H,W -----0 ---00000		ADTECS21[R/W] B,H,W -----0 ---00000		
0013F8 _H	ADTECS22[R/W] B,H,W -----0 ---00000		ADTECS23[R/W] B,H,W -----0 ---00000		
0013FC _H	ADTECS24[R/W] B,H,W -----0 ---00000		ADTECS25[R/W] B,H,W -----0 ---00000		
001400 _H	ADTECS26[R/W] B,H,W -----0 ---00000		ADTECS27[R/W] B,H,W -----0 ---00000		
001404 _H	ADTECS28[R/W] B,H,W -----0 ---00000		ADTECS29[R/W] B,H,W -----0 ---00000		
001408 _H	ADTECS30[R/W] B,H,W -----0 ---00000		ADTECS31[R/W] B,H,W -----0 ---00000		
00140C _H	ADRCUT0[R/W] B,H,W ----0000 00000000		ADRCLT0[R/W] B,H,W ----0000 00000000		
001410 _H	ADRCUT1[R/W] B,H,W ----0000 00000000		ADRCLT1[R/W] B,H,W ----0000 00000000		
001414 _H	ADRCUT2[R/W] B,H,W ----0000 00000000		ADRCLT2[R/W] B,H,W ----0000 00000000		
001418 _H	ADRCUT3[R/W] B,H,W ----0000 00000000		ADRCLT3[R/W] B,H,W ----0000 00000000		
00141C _H	ADRCCS0[R/W] B,H,W 00000000	ADRCCS1[R/W] B,H,W 00000000	ADRCCS2[R/W] B,H,W 00000000	ADRCCS3[R/W] B,H,W 00000000	
001420 _H	ADRCCS4[R/W] B,H,W 00000000	ADRCCS5[R/W] B,H,W 00000000	ADRCCS6[R/W] B,H,W 00000000	ADRCCS7[R/W] B,H,W 00000000	
001424 _H	ADRCCS8[R/W] B,H,W 00000000	ADRCCS9[R/W] B,H,W 00000000	ADRCCS10[R/W] B,H,W 00000000	ADRCCS11[R/W] B,H,W 00000000	
001428 _H	ADRCCS12[R/W] B,H,W 00000000	ADRCCS13[R/W] B,H,W 00000000	ADRCCS14[R/W] B,H,W 00000000	ADRCCS15[R/W] B,H,W 00000000	
00142C _H	ADRCCS16[R/W] B,H,W 00000000	ADRCCS17[R/W] B,H,W 00000000	ADRCCS18[R/W] B,H,W 00000000	ADRCCS19[R/W] B,H,W 00000000	
001430 _H	ADRCCS20[R/W] B,H,W 00000000	ADRCCS21[R/W] B,H,W 00000000	ADRCCS22[R/W] B,H,W 00000000	ADRCCS23[R/W] B,H,W 00000000	

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
001878H	— /(SCSTR37)/ (LAMSR7) [R/W] B,H,W ----- ^{*3}	— /(SCSTR27)/ (LAMCR7) [R/W] B,H,W ----- ^{*3}	— /(SCSTR17)/ (SFLR17) [R/W] B,H,W ----- ^{*3}	— /(SCSTR07)/ (SFLR07) [R/W] B,H,W ----- ^{*3}	Multi-UART7 *3: Reserved because CSIO mode is not set immediately after reset.	
00187CH	—	— /(SCSFR27) [R/W] B,H,W ----- ^{*3}	— /(SCSFR17) [R/W] B,H,W ----- ^{*3}	— /(SCSFR07) [R/W] B,H,W ----- ^{*3}		
001880H	—/(TBYTE37)/ (LAMESR7) [R/W] B,H,W ----- ^{*3}	—/(TBYTE27)/ (LAMERT7) [R/W] B,H,W ----- ^{*3}	—/(TBYTE17)/ (LAMIERT7) [R/W] B,H,W ----- ^{*3}	TBYTE07/(LAMRID7) / (LAMTID7) [R/W] B,H,W 00000000		
001884H	BGR7[R/W] H, W 00000000 00000000		— /(ISMK7)[R/W] B,H,W ----- ^{*2}	— /(ISBA7)[R/W] B,H,W ----- ^{*2}	Multi-UART7	
001888H	FCR17[R/W] B,H,W ---00100	FCR07[R/W] B,H,W -0000000	FBYTE7[R/W] B,H,W 00000000 00000000			
00188CH	FTICR7[R/W] B,H,W 00000000 00000000		—	—		
001890H	SCR8/(IBCR8) [R/W] B,H,W 0--00000	SMR8[R/W] B,H,W 000-00-0	SSR8[R/W] B,H,W 0-000011	ESCR8/(IBSR8)[R/W]] B,H,W 00000000	Multi-UART8 *1: Byte access is possible only for access to lower 8 bits.	
001894H	— /(RDR18/(TDR18))[R/W] B,H,W ----- ^{*3}		RDR08/(TDR08)[R/W] B,H,W -----0 00000000 ^{*1}			
001898H	SACSR8[R/W] B,H,W 0---000 00000000		STMR8[R] B,H,W 00000000 00000000		*2: Reserved because I ² C mode is not set immediately after reset. *3: Reserved because CSIO mode is not set immediately after reset. *4: Reserved because LIN2.1 mode is not set immediately after reset.	
00189CH	STMCR8[R/W] B,H,W 00000000 00000000		— /(SCSCR8/SFUR8)[R/W] B,H,W ----- ^{*3 *4}			
0018A0H	— /(SCSTR38)/ (LAMSR8) [R/W] B,H,W ----- ^{*3}	— /(SCSTR28)/ (LAMCR8) [R/W] B,H,W ----- ^{*3}	— /(SCSTR18)/ (SFLR18) [R/W] B,H,W ----- ^{*3}	— /(SCSTR08)/ (SFLR08) [R/W] B,H,W ----- ^{*3}		
0018A4H	—	— /(SCSFR28) [R/W] B,H,W ----- ^{*3}	— /(SCSFR18) [R/W] B,H,W ----- ^{*3}	— /(SCSFR08) [R/W] B,H,W ----- ^{*3}		
0018A8H	—/(TBYTE38)/ (LAMESR8) [R/W] B,H,W ----- ^{*3}	—/(TBYTE28)/ (LAMERT8) [R/W] B,H,W ----- ^{*3}	—/(TBYTE18)/ (LAMIERT8) [R/W] B,H,W ----- ^{*3}	TBYTE08/(LAMRID8) / (LAMTID8) [R/W] B,H,W 00000000	*4: Reserved because LIN2.1 mode is not set immediately after reset.	
0018ACH	BGR8[R/W] H,W 00000000 00000000		— /(ISMK8)[R/W] B,H,W ----- ^{*2}	— /(ISBA8)[R/W] B,H,W ----- ^{*2}		

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
001B24 _H	PDUT11 [W] H,W XXXXXXXX XXXXXXXXX		PTMR11 [R] H,W 11111111 11111111		PPG11	
001B28 _H	PCN211 [R/W] B,H,W --000000 ----110		PSDR11 [R/W] H,W 00000000 00000000			
001B2C _H	PTPC11 [R/W] H,W 00000000 00000000		—	—		
001B30 _H	PCN12 [R/W] B,H,W 00000000 000000-0		PCSR12 [W] H,W XXXXXXXX XXXXXXXX		PPG12	
001B34 _H	PDUT12 [W] H,W XXXXXXXX XXXXXXXX		PTMR12 [R] H,W 11111111 11111111			
001B38 _H	PCN212 [R/W] B,H,W --000000 ----110		PSDR12 [R/W] H,W 00000000 00000000			
001B3C _H	PTPC12 [R/W] H,W 00000000 00000000		—	—		
001B40 _H	PCN13 [R/W] B,H,W 00000000 000000-0		PCSR13 [W] H,W XXXXXXXX XXXXXXXX		PPG13	
001B44 _H	PDUT13 [W] H,W XXXXXXXX XXXXXXXX		PTMR13 [R] H,W 11111111 11111111			
001B48 _H	PCN213 [R/W] B,H,W --000000 ----110		PSDR13 [R/W] H,W 00000000 00000000			
001B4C _H	PTPC13 [R/W] H,W 00000000 00000000		—	—		
001B50 _H	PCN14 [R/W] B,H,W 00000000 000000-0		PCSR14 [W] H,W XXXXXXXX XXXXXXXX		PPG14	
001B54 _H	PDUT14 [W] H,W XXXXXXXX XXXXXXXX		PTMR14 [R] H,W 11111111 11111111			
001B58 _H	PCN214 [R/W] B,H,W --000000 ----110		PSDR14 [R/W] H,W 00000000 00000000			
001B5C _H	PTPC14 [R/W] H,W 00000000 00000000		—	—		
001B60 _H	PCN15 [R/W] B,H,W 00000000 000000-0		PCSR15 [W] H,W XXXXXXXX XXXXXXXX		PPG15	
001B64 _H	PDUT15 [W] H,W XXXXXXXX XXXXXXXX		PTMR15 [R] H,W 11111111 11111111			
001B68 _H	PCN215 [R/W] B,H,W --000000 ----110		PSDR15 [R/W] H,W 00000000 00000000			
001B6C _H	PTPC15 [R/W] H,W 00000000 00000000		—	—		
001B70 _H	PCN16 [R/W] B,H,W 00000000 000000-0		PCSR16 [W] H,W XXXXXXXX XXXXXXXX		PPG16	
001B74 _H	PDUT16 [W] H,W XXXXXXXX XXXXXXXX		PTMR16 [R] H,W 11111111 11111111			

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
006000 _H to 00EFFC _H	—	—	—	—	Reserved
00F000 _H to 00FEFC _H	—	—	—	—	Reserved [S]
00FF00 _H	DSUCR [R/W] B,H,W -----0			—	OCDU [S]
00FF04 _H to 00FF0C _H	—			Reserved [S]	
00FF10 _H	PCSR [R/W] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			OCDU [S]	
00FF14 _H	PSSR [R/W] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			OCDU [S]	
00FF18 _H to 00FFF4 _H	—			Reserved [S]	
00FFF8 _H	EDIR1 [R] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			OCDU [S]	
00FFFC _H	EDIR0 [R] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

[S]: It is a system register. The illegal instruction exception (data access error) is generated in these registers in the user mode when reading and writing to it.

100 pins

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexadecimal				
Reset	0	0	-	3FC _H	000FFFFC _H	-
System reserved	1	1	-	3F8 _H	000FFFF8 _H	-
System reserved	2	2	-	3F4 _H	000FFFF4 _H	-
System reserved	3	3	-	3F0 _H	000FFFF0 _H	-
System reserved	4	4	-	3EC _H	000FFFE8 _H	-
FPU exception	5	5	-	3E8 _H	000FFFE8 _H	-
Exception of instruction access protection violation	6	6	-	3E4 _H	000FFFE4 _H	-
Exception of data access protection violation	7	7	-	3E0 _H	000FFFE0 _H	-
Data access error interrupt	8	8	-	3DC _H	000FFFDC _H	-
INTE instruction	9	9	-	3D8 _H	000FFF8D8 _H	-
Instruction break	10	0A	-	3D4 _H	000FFF8D4 _H	-
System reserved	11	0B	-	3D0 _H	000FFF8D0 _H	-
System reserved	12	0C	-	3CC _H	000FFF8C8 _H	-
System reserved	13	0D	-	3C8 _H	000FFF8C8 _H	-
Exception of invalid instruction	14	0E	-	3C4 _H	000FFF8C4 _H	-
NMI request	15	0F	15 (F _H) Fixed	3C0 _H	000FFFC0 _H	-
Error generation during internal bus diagnosis						
XBS RAM double-bit error generation						
Backup RAM double-bit error generation						
TPU violation						
External interrupt 0-7	16	10	ICR00	3BC _H	000FFFBC _H	0
External interrupt 8-15	17	11	ICR01	3B8 _H	000FFF8B8 _H	1* ⁷
External low-voltage detection interrupt						
Reload timer 0/1/4/5	18	12	ICR02	3B4 _H	000FFF8B4 _H	2* ²
Reload timer 2/3/6/7	19	13	ICR03	3B0 _H	000FFF8B0 _H	3* ²
Multi-function serial interface ch.0 (reception completed)	20	14	ICR04	3AC _H	000FFFAC _H	4* ¹
Multi-function serial interface ch.0 (status)						
Multi-function serial interface ch.0 (transmission completed)	21	15	ICR05	3A8 _H	000FFFA8 _H	5* ¹
Multi-function serial interface ch.1 (reception completed)	22	16	ICR06	3A4 _H	000FFFA4 _H	6* ¹
Multi-function serial interface ch.1 (status)						
Multi-function serial interface ch.1 (transmission completed)	23	17	ICR07	3A0 _H	000FFFA0 _H	7* ¹
Multi-function serial interface ch.2 (reception completed)	24	18	ICR08	39C _H	000FFF9C _H	8* ¹
Multi-function serial interface ch.2 (status)						
Multi-function serial interface ch.2 (transmission completed)	25	19	ICR09	398 _H	000FFF98 _H	9* ¹
Multi-function serial interface ch.3 (reception completed)	26	1A	ICR10	394 _H	000FFF94 _H	10* ¹
Multi-function serial interface ch.3 (status)						

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexa decimal				
Multi-function serial interface ch.3 (transmission completed)	27	1B	ICR11	390 _H	000FFF90 _H	11
Multi-function serial interface ch.4 (reception completed)	28	1C	ICR12	38C _H	000FFF8C _H	12 ^{*1}
Multi-function serial interface ch.4 (status)						
Multi-function serial interface ch.4 (transmission completed)	29	1D	ICR13	388 _H	000FFF88 _H	13
Multi-function serial interface ch.5 (reception completed)	30	1E	ICR14	384 _H	000FFF84 _H	14 ^{*1}
Multi-function serial interface ch.5 (status)						
Multi-function serial interface ch.5 (transmission completed)	31	1F	ICR15	380 _H	000FFF80 _H	15
Multi-function serial interface ch.6 (reception completed)	32	20	ICR16	37C _H	000FFF7C _H	16 ^{*1}
Multi-function serial interface ch.6 (status)						
Multi-function serial interface ch.6 (transmission completed)	33	21	ICR17	378 _H	000FFF78 _H	17
CAN0	34	22	ICR18	374 _H	000FFF74 _H	-
CAN1	35	23	ICR19	370 _H	000FFF70 _H	-
RAM diagnosis end						
RAM initialization completion						
Error generation during RAM diagnosis						
Backup RAM diagnosis end						
Backup RAM initialization completion	36	24	ICR20	36C _H	000FFF6C _H	-
Error generation during Backup RAM diagnosis						
CAN2	37	25	ICR21	368 _H	000FFF68 _H	-
Up/down counter 0						
Up/down counter 1						
Real time clock	38	26	ICR22	364 _H	000FFF64 _H	22 ^{*1}
Multi-function serial interface ch.7 (reception completed)	39	27	ICR23	360 _H	000FFF60 _H	23
Multi-function serial interface ch.7 (status)						
16-bit Free-run timer 0 (0 detection) / (compare clear)	40	28	ICR24	35C _H	000FFF5C _H	24 ^{*3}
PPG 0/1/10/11/20/21/30/31/40/41						
16-bit Free-run timer 1 (0 detection) / (compare clear)	41	29	ICR25	358 _H	000FFF58 _H	25 ^{*3}
PPG 2/3/12/13/22/23/32/33/43						
16-bit Free-run timer 2 (0 detection) / (compare clear)	42	2A	ICR26	354 _H	000FFF54 _H	26 ^{*3}
PPG 4/5/14/15/24/25/34/35/44	43	2B	ICR27	350 _H	000FFF50 _H	27 ^{*3}
PPG 8/9/18/19/28/29/38/39	44	2C	ICR28	34C _H	000FFF4C _H	28 ^{*3}

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexadecimal				
32-bit ICU5 (fetching/measurement)						
A/D converter 32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/ 47	57	39	ICR41	318 _H	000FFF18 _H	41
32-bit OCU 6/7/10/11 (match)	58	3A	ICR42	314 _H	000FFF14 _H	42
32-bit OCU 8/9 (match)	59	3B	ICR43	310 _H	000FFF10 _H	43
Base timer 0 IRQ0						
Base timer 0 IRQ1	60	3C	ICR44	30C _H	000FFF0C _H	44
Base timer 1 IRQ0						
Base timer 1 IRQ1						
-						
-						
DMAC 0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304 _H	000FFF04 _H	-
Delay interrupt	63	3F	ICR47	300 _H	000FFF00 _H	-
System reserved (Used for REALOS)	64	40	-	2FC _H	000FFEFC _H	-
System reserved (Used for REALOS)	65	41	-	2F8 _H	000FFEF8 _H	-
Used with the INT instruction	66	42		2F4 _H	000FFEF4 _H	
	255	FF		000 _H	000FFC00 _H	-

Note: It does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

*1: It does not support a DMA transfer by the status of the multi-function serial interface and I²C reception.

*2: Reload timer ch.4 to ch.7 do not support a DMA transfer by the interrupt.

*3: PPG ch.24 to ch.47 do not support a DMA transfer by the interrupt.

*4: The clock calibration unit does not support a DMA transfer by the interrupt.


*5: 32-bit Free-run timer ch.3, ch.4 and ch.5 do not support a DMA transfer by the interrupt.

*6: There is no resource corresponding to the interrupt level.

*7: It does not support a DMA transfer by the external low-voltage detection interrupt.

" $t_{SUDAT} \geq 250$ ns".

*4: t_{CPP} is the peripheral clock cycle time. Adjust the clock of the bus in the surrounding to 8MHz or more when use I²C.



15. Ordering Information MB91F52xxxxD

Part number	Sub clock	CSV Initial value	LVD Initial value	Package*
MB91F526LWDPMC	Yes	ON	ON	LQP • 176 pin, Plastic
MB91F526LJDPMC		OFF	ON	
MB91F525LWDPMC		ON	ON	
MB91F525LJDPMC		OFF	ON	
MB91F524LWDPMC		ON	ON	
MB91F524LJDPMC		OFF	ON	
MB91F523LWDPMC		ON	ON	
MB91F523LJDPMC		OFF	ON	
MB91F522LWDPMC		ON	ON	
MB91F522LJDPMC		OFF	ON	
MB91F526LSDPMC	None	ON	ON	LQS • 144 pin, (Lead pitch 0.5mm) Plastic
MB91F526LHDPMC		OFF	ON	
MB91F525LSDPMC		ON	ON	
MB91F525LHDPMC		OFF	ON	
MB91F524LSDPMC		ON	ON	
MB91F524LHDPMC		OFF	ON	
MB91F523LSDPMC		ON	ON	
MB91F523LHDPMC		OFF	ON	
MB91F522LSDPMC		ON	ON	
MB91F522LHDPMC		OFF	ON	
MB91F526KWDFPMC	Yes	ON	ON	LQS • 144 pin, (Lead pitch 0.5mm) Plastic
MB91F526KJDPMC		OFF	ON	
MB91F525KWDFPMC		ON	ON	
MB91F525KJDPMC		OFF	ON	
MB91F524KWDFPMC		ON	ON	
MB91F524KJDPMC		OFF	ON	
MB91F523KWDFPMC		ON	ON	
MB91F523KJDPMC		OFF	ON	
MB91F522KWDFPMC		ON	ON	
MB91F522KJDPMC		OFF	ON	
MB91F526KSDPMC	None	ON	ON	LQS • 144 pin, (Lead pitch 0.5mm) Plastic
MB91F526KHDFPMC		OFF	ON	
MB91F525KSDPMC		ON	ON	
MB91F525KHDFPMC		OFF	ON	
MB91F524KSDPMC		ON	ON	
MB91F524KHDFPMC		OFF	ON	
MB91F523KSDPMC		ON	ON	
MB91F523KHDFPMC		OFF	ON	
MB91F522KSDPMC		ON	ON	
MB91F522KHDFPMC		OFF	ON	

Page	Section	Change Results					
		A List of "Pin Description" modified.					
		(Error)					
64	80	100	120	144	176	Pin	Name
7	9	11	14	17	21		P034
8	10	13	16	19	23		A06
9	11	14	17	20	24		OCU11_1
10	12	15	18	21	25		ICU2_3
-	-	16	19	22	26		TIN5_0
-	-	-	-	-	27		RTO0_1
-	-	-	-	-			SOT3_2
							P151
							SCK8_0/
							SCL8
							OCU9_1
							TRG7_0
							ICU0_3
							TIN7_0
							ZIN0_2
							DTI1_1
							P035
							A07
							SIN8_0
							OCU8_1
							TOT4_0
							AIN0_0
							INT11_0
							P036
							A08
							SCS8_0
							OCU7_1
							TOT5_0
							BIN0_0
							P037
							A09
							OCU6_1
							TOT6_0
							ZIN0_0
							P174
							TRG8_1

Page	Section	Change Results					
		(Continued) (Correct)					
		Pin no.					
		64	80	100	120	144	176
21, 22	■PIN Description	7 ^{*1}	9 ^{*1}	11 ^{*1}	14 ^{*1}	17	21
		8 ^{*1}	10 ^{*1}	13	16	19	23
		9 ^{*1}	11 ^{*1}	14 ^{*1}	17 ^{*1}	20	24
		10 ^{*1}	12 ^{*1}	15 ^{*1}	18 ^{*1}	21	25
		-	-	16 ^{*1}	19 ^{*1}	22	26
		-	-	-	-	-	27

Page	Section	Change Results																		
24	■PIN Description	<p>A List of "Pin Description" modified.</p> <p>(Error)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td style="text-align: center; padding: 2px;">Function^{*2}</td></tr> <tr><td style="height: 10px;"></td></tr> <tr><td style="text-align: center; padding: 2px;">General-purpose I/O port</td></tr> <tr><td style="text-align: center; padding: 2px;">External Bus chip select 3 output pin(0)</td></tr> <tr><td style="text-align: center; padding: 2px;">Input capture ch.9 input pin(0)</td></tr> <tr><td style="text-align: center; padding: 2px;">PPG ch.0 output pin(1)</td></tr> <tr><td style="text-align: center; padding: 2px;">Input capture ch.0 input pin(1)</td></tr> <tr><td style="text-align: center; padding: 2px;">Reload timer ch.5 event input pin(1)</td></tr> <tr><td style="text-align: center; padding: 2px;">Waveform generator ch.0 to ch.5 input pin(2)</td></tr> </table> <p>(Correct)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td style="text-align: center; padding: 2px;">Function^{*9}</td></tr> <tr><td style="height: 10px;"></td></tr> <tr><td style="text-align: center; padding: 2px;">General-purpose I/O port</td></tr> <tr><td style="text-align: center; padding: 2px;">External Bus chip select 3 output pin</td></tr> <tr><td style="text-align: center; padding: 2px;">Input capture ch.9 input pin(0)</td></tr> <tr><td style="text-align: center; padding: 2px;">PPG ch.0 output pin(1)</td></tr> <tr><td style="text-align: center; padding: 2px;">Input capture ch.0 input pin(1)</td></tr> <tr><td style="text-align: center; padding: 2px;">Reload timer ch.5 event input pin(1)</td></tr> <tr><td style="text-align: center; padding: 2px;">Waveform generator ch.0 to ch.5 input pin(2)</td></tr> </table>	Function ^{*2}		General-purpose I/O port	External Bus chip select 3 output pin(0)	Input capture ch.9 input pin(0)	PPG ch.0 output pin(1)	Input capture ch.0 input pin(1)	Reload timer ch.5 event input pin(1)	Waveform generator ch.0 to ch.5 input pin(2)	Function ^{*9}		General-purpose I/O port	External Bus chip select 3 output pin	Input capture ch.9 input pin(0)	PPG ch.0 output pin(1)	Input capture ch.0 input pin(1)	Reload timer ch.5 event input pin(1)	Waveform generator ch.0 to ch.5 input pin(2)
Function ^{*2}																				
General-purpose I/O port																				
External Bus chip select 3 output pin(0)																				
Input capture ch.9 input pin(0)																				
PPG ch.0 output pin(1)																				
Input capture ch.0 input pin(1)																				
Reload timer ch.5 event input pin(1)																				
Waveform generator ch.0 to ch.5 input pin(2)																				
Function ^{*9}																				
General-purpose I/O port																				
External Bus chip select 3 output pin																				
Input capture ch.9 input pin(0)																				
PPG ch.0 output pin(1)																				
Input capture ch.0 input pin(1)																				
Reload timer ch.5 event input pin(1)																				
Waveform generator ch.0 to ch.5 input pin(2)																				

Page	Section	Change Results
220 to 223	16. Ordering Information	Added the following description. ■ORDERING INFORMATION MB91F52xxxE
Rev *D		
1	Features	<p>The following sentence should be modified as follows:</p> <p>(Error) Conversion time : 1µs</p> <p>(Correct) Conversion time : 1.4µs</p>
5,6,7,8,9 ,10	1. Product Lineup	<p>The following sentence should be modified as follows:</p> <p>(Error) *2: Detection voltage of the external low voltage detection reset (initial) is 2.8V±8% (2.576V to 3.024V). This detection voltage (2.576V) is below the minimum operation guarantee voltage (2.7V). Between this detection voltage and the minimum operation guarantee voltage, MCU functions are not guaranteed except for the low voltage detector. Note that although the detection level is below the minimum operation guarantee voltage, the LVD reset factor flag is set as the voltage drops below the detection level.</p> <p>(Correct) *2: The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.</p>

Revision	ECN	Orig. of Change	Submission Date	Description of Change
				<p>(4-1-5)SCK↑⇒SCS↑hold time t_{CSHI} (4-1-6)SCK↓⇒SCS↑hold time t_{CSHI} (4-1-7)SCK↑⇒SCS↓hold time t_{CSHI} (4-1-8)SCK↓⇒SCS↓hold time t_{CSHI}</p> <p>Corrected the following description. Pin name: SCK1 to SCK11 SCS1 to SCS3,SCS40 to SCS43,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11 Value: Min $t_{CSHD}-50$ Max $t_{CSHD}+0$ ↓ Pin name: SCK1,SCK2,SCK5 to SCK11 SCS1,SCS2,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11 Value: Min $t_{CSHD}-10$ Max $t_{CSHD}+50$ Pin name: SCK3,SCK4 SCS3,SCS40 to SCS43 Value: Min $t_{CSHD}-300$ Max $t_{CSHD}+50$ (4-1-5),(4-1-6)SCS↓⇒SOT delay time t_{DSE} (4-1-7),(4-1-8)SCS↑⇒SOT delay time t_{DSE} Corrected the following description. Pin name: SCS1 to SCS3,SCS40 to SCS43,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11 SOT1 to SOT11 Value: Min - Max 40 ↓ Pin name: SCS1,SCS2,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73, SCS8 to SCS11 SOT1,SOT2,SOT5 to SOT11 Value: Min - Max 40 Pin name: SCS3,SCS40 to SCS43 SOT3,SOT4 Value: Min - Max 300 (4-1-5)SCK↓⇒SCS↓ clock switch time t_{SCC} (4-1-6)SCK↑⇒SCS↓ clock switch time t_{SCC} (4-1-7)SCK↓⇒SCS↑ clock switch time t_{SCC} (4-1-8)SCK↑⇒SCS↑ clock switch time t_{SCC} Corrected the following description. Pin name: SCK1 to SCK11 SCS1 to SCS3,SCS40 to SCS43,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11 Value: Min $3t_{CPP}+0$ Max $3t_{CPP}+50$ ↓ Pin name: SCK1,SCK2,SCK5 to SCK11 SCS1,SCS2,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11 Value: Min $3t_{CPP}-10$ Max $3t_{CPP}+50$ Pin name: SCK3,SCK4 SCS3,SCS40 to SCS43 Value: Min $3t_{CPP}-300$ Max $3t_{CPP}+50$ Added the following description. Regardless of the deselect time setting, once after the serial chip select pin becomes inactive, it will take at least five peripheral bus clock cycles to be active again Electrical Characteristics 5.A/D Converter </p>