



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, EBI/EMI, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1.0625MB (1.0625M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 48x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb91f526ksbpmc-gsk5e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb91f526ksbpmc-gsk5e1</a>

Pin no.						Pin Name	Polarity	I/O circuit types* <sup>8</sup>	Function* <sup>9</sup>
64	80	100	120	144	176				
-	-	-	-	64	80	P080	-	A	General-purpose I/O port
						SCS52_0	-		Serial chip select 52 output (0)
						PPG0_0	-		PPG ch.0 output (0)
29	37	46	56	65	81	P081	-	G	General-purpose I/O port
						SOT5_0/ SDA5	-		Multi-function serial ch.5 serial data output (0)/I <sup>2</sup> C bus serial data I/O
						AN0	-		ADC analog 0 input
						PPG1_0	-		PPG ch.1 output (0)
30	38	47	57	66	82	P082	-	G	General-purpose I/O port
						SIN5_0	-		Multi-function serial ch.5 serial data input (0)
						AN1	-		ADC analog 1 input
						PPG2_0	-		PPG ch.2 output (0)
-	-	-	-	-	83	P083	-	B	General-purpose I/O port
						SCS50_0	-		Serial chip select 50 I/O (0)
						AN2	-		ADC analog 2 input
						PPG3_0	-		PPG ch.3 output (0)
-	-	-	-	-	84	P084	-	B	General-purpose I/O port
						SCS51_0	-		Serial chip select 51 output (0)
						AN3	-		ADC analog 3 input
						PPG4_0	-		PPG ch.4 output (0)
-	-	-	-	-	85	P085	-	A	General-purpose I/O port
						PPG5_0	-		PPG ch.5 output (0)
-	-	48	58	70	86	P086	-	C	General-purpose I/O port
						DAO1	-		DAC analog 1 output
						PPG6_0	-		PPG ch.6 output (0)
31	39	49	59	71		P087	-	C	General-purpose I/O port
						DAO0	-		DAC analog 0 output
						PPG7_0	-		PPG ch.7 output (0)
						INT8_0	-		INT8 External interrupt input (0)
-	-	-	-	-	90	P190	-	A	General-purpose I/O port
						TIN0_1	-		Reload timer ch.0 event input (1)
-	-	-	-	-	91	P191	-	A	General-purpose I/O port
						TIN1_1	-		Reload timer ch.1 event input (1)
-	-	-	-	-	92	P090	-	B	General-purpose I/O port
						AN4	-		ADC analog 4 input
						ICU0_0	-		Input capture ch.0 input (0)
						TIN2_1	-		Reload timer ch.2 event input (1)
-	-	-	-	-	93	P091	-	B	General-purpose I/O port
						AN5	-		ADC analog 5 input
						PPG41_1	-		PPG ch.41 output (1)
						ICU1_0	-		Input capture ch.1 input (0)
						TIN3_1	-		Reload timer ch.3 event input (1)

Pin no.						Pin Name	Polarity	I/O circuit types* <sup>8</sup>	Function* <sup>9</sup>
64	80	100	120	144	176				
-	-	73	87	103	125	P117	-	B	General-purpose I/O port
						SCS60_0	-		Serial chip select 60 I/O (0)
						AN29	-		ADC analog 29 input
						PPG21_0	-		PPG ch.21 output (0)
						RT05_0	-		Waveform generator ch.5 output pin (0)
-	-	-	-	-	126	P196	-	A	General-purpose I/O port
						FRCK3_1	-		Free-run timer 3 clock input (1)
						PPG28_1	-		PPG ch.28 output (1)
-	-	-	88	104	127	P120	-	B	General-purpose I/O port
						AN30	-		ADC analog 30 input
						OCU6_0	-		Output compare ch.6 output (0)
						PPG22_0	-		PPG ch.22 output (0)
						INT9_0	-		INT9 External interrupt input (0)
-	-	-	-	105	128	P121	-	A	General-purpose I/O port
						OCU7_0	-		Output compare ch.7 output (0)
						PPG23_0	-		PPG ch.23 output (0)
48	59	74	89	106	129	P122	-	J	General-purpose I/O port
						SIN6_0	-		Multi-function serial ch.6 serial data input (0)
						AN31	-		ADC analog 31 input
						OCU8_0	-		Output compare ch.8 output (0)
						INT9_1	-		INT9 External interrupt input (1)
-	-	-	-	-	130	P197	-	A	General-purpose I/O port
						PPG29_1	-		PPG ch.29 output (1)
-	-	-	-	107	131	P123	-	A	General-purpose I/O port
						OCU9_0	-		Output compare ch.9 output (0)
49	62	77	92	110	134	DEBUGIF	-	L	MDI I/O for debugger (OCD)
-	-	-	-	-	135	P160	-	A	General-purpose I/O port
						PPG30_1	-		PPG ch.30 output (1)
-	-	-	-	-	136	P161	-	A	General-purpose I/O port
						PPG31_1	-		PPG ch.31 output (1)
-	-	-	-	111	137	P124	-	A	General-purpose I/O port
						OCU10_0	-		Output compare ch.10 output (0)
-	-	-	93	112	138	P125	-	A	General-purpose I/O port
						OCU11_0	-		Output compare ch.11 output (0)
50	63	78	94	113	139	P126	-	F	General-purpose I/O port
						SIN0_0	-		Multi-function serial ch.0 serial data input (0)
						INT6_0	-		INT6 External interrupt input (0)
-	64	79	95	114	140	P127	-	A	General-purpose I/O port
						SOT0_0	-		Multi-function serial ch.0 serial data output (0)

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
000440 <sub>H</sub>	ICR00 [R/W] B,H,W ---11111	ICR01 [R/W] B,H,W ---11111	ICR02 [R/W] B,H,W ---11111	ICR03 [R/W] B,H,W ---11111	Interrupt Controller [S]
000444 <sub>H</sub>	ICR04 [R/W] B,H,W ---11111	ICR05 [R/W] B,H,W ---11111	ICR06 [R/W] B,H,W ---11111	ICR07 [R/W] B,H,W ---11111	
000448 <sub>H</sub>	ICR08 [R/W] B,H,W ---11111	ICR09 [R/W] B,H,W ---11111	ICR10 [R/W] B,H,W ---11111	ICR11 [R/W] B,H,W ---11111	
00044C <sub>H</sub>	ICR12 [R/W] B,H,W ---11111	ICR13 [R/W] B,H,W ---11111	ICR14 [R/W] B,H,W ---11111	ICR15 [R/W] B,H,W ---11111	
000450 <sub>H</sub>	ICR16 [R/W] B,H,W ---11111	ICR17 [R/W] B,H,W ---11111	ICR18 [R/W] B,H,W ---11111	ICR19 [R/W] B,H,W ---11111	
000454 <sub>H</sub>	ICR20 [R/W] B,H,W ---11111	ICR21 [R/W] B,H,W ---11111	ICR22 [R/W] B,H,W ---11111	ICR23 [R/W] B,H,W ---11111	
000458 <sub>H</sub>	ICR24 [R/W] B,H,W ---11111	ICR25 [R/W] B,H,W ---11111	ICR26 [R/W] B,H,W ---11111	ICR27 [R/W] B,H,W ---11111	
00045C <sub>H</sub>	ICR28 [R/W] B,H,W ---11111	ICR29 [R/W] B,H,W ---11111	ICR30 [R/W] B,H,W ---11111	ICR31 [R/W] B,H,W ---11111	
000460 <sub>H</sub>	ICR32 [R/W] B,H,W ---11111	ICR33 [R/W] B,H,W ---11111	ICR34 [R/W] B,H,W ---11111	ICR35 [R/W] B,H,W ---11111	
000464 <sub>H</sub>	ICR36 [R/W] B,H,W ---11111	ICR37 [R/W] B,H,W ---11111	ICR38 [R/W] B,H,W ---11111	ICR39 [R/W] B,H,W ---11111	
000468 <sub>H</sub>	ICR40 [R/W] B,H,W ---11111	ICR41 [R/W] B,H,W ---11111	ICR42 [R/W] B,H,W ---11111	ICR43 [R/W] B,H,W ---11111	
00046C <sub>H</sub>	ICR44 [R/W] B,H,W ---11111	ICR45 [R/W] B,H,W ---11111	ICR46 [R/W] B,H,W ---11111	ICR47 [R/W] B,H,W ---11111	
000470 <sub>H</sub> to 00047C <sub>H</sub>	—	—	—	—	Reserved [S]
000480 <sub>H</sub>	RSTRR [R] B,H,W XXXX--XX	RSTCR [R/W] B,H,W 111---0	STBCR [R/W] B,H,W * 000---11	—	Reset Control [S] Power Control [S] *: Writing STBCR by DMA is forbidden
000484 <sub>H</sub>	—	—	—	—	Reserved [S]
000488 <sub>H</sub>	DIVR0 [R/W] B,H,W 000----	DIVR1 [R/W] B,H,W 0001----	DIVR2 [R/W] B,H,W 0011----	—	Clock Control [S]
00048C <sub>H</sub>	—	—	—	—	Reserved [S]
000490 <sub>H</sub>	IORR0 [R/W] B,H,W -0000000	IORR1 [R/W] B,H,W -0000000	IORR2 [R/W] B,H,W -0000000	IORR3 [R/W] B,H,W -0000000	DMA request by peripheral [S]
000494 <sub>H</sub>	IORR4 [R/W] B,H,W -0000000	IORR5 [R/W] B,H,W -0000000	IORR6 [R/W] B,H,W -0000000	IORR7 [R/W] B,H,W -0000000	
000498 <sub>H</sub>	IORR8 [R/W] B,H,W -0000000	IORR9 [R/W] B,H,W -0000000	IORR10 [R/W] B,H,W -0000000	IORR11 [R/W] B,H,W -0000000	

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
0008F4 <sub>H</sub>	WRDR14 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Wild Register [S]	
0008F8 <sub>H</sub>	WRAR15 [R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--					
0008FC <sub>H</sub>	WRDR15 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000900 <sub>H</sub>	TPUUNLOCK [R/W] W 00000000 00000000 00000000 00000000					
000904 <sub>H</sub>	TPULST [R] B,H,W -----0	—	TPUVST [R/W] B,H,W -----000	—	Time Protection Unit [S]	
000908 <sub>H</sub>	TPUCFG [R/W] B,H,W -----0 0-000000 -----0					
00090C <sub>H</sub>	TPUTIR [R] B,H,W 00000000	—	—	—		
000910 <sub>H</sub>	TPUTST [R] B,H,W 00000000	—	—	—		
000914 <sub>H</sub>	TPUTIE [R/W] B,H,W 00000000	—	—	—		
000918 <sub>H</sub>	TPUTMID [R] B,H,W 00000000 00000000 00000000 00000000					
00091C <sub>H</sub> to 00092C <sub>H</sub>	—	—	—	—		
000930 <sub>H</sub>	TPUTCN00 [R/W] B,H,W 000000-- 00000000 00000000 00000000					
000934 <sub>H</sub>	TPUTCN01 [R/W] B,H,W 000000-- 00000000 00000000 00000000					
000938 <sub>H</sub>	TPUTCN02 [R/W] B,H,W 000000-- 00000000 00000000 00000000					
00093C <sub>H</sub>	TPUTCN03 [R/W] B,H,W 000000-- 00000000 00000000 00000000					
000940 <sub>H</sub>	TPUTCN04 [R/W] B,H,W 000000-- 00000000 00000000 00000000					
000944 <sub>H</sub>	TPUTCN05 [R/W] B,H,W 000000-- 00000000 00000000 00000000					
000948 <sub>H</sub>	TPUTCN06 [R/W] B,H,W 000000-- 00000000 00000000 00000000					
00094C <sub>H</sub>	TPUTCN07 [R/W] B,H,W 000000-- 00000000 00000000 00000000					
000950 <sub>H</sub>	TPUTCN10 [R/W] B,H,W ---00000	—	—	—		

Address	Address offset value / Register name				Block				
	+0	+1	+2	+3					
000BF8 <sub>H</sub>	—	—	MBR [R/W] B,H,W 00----- XXXXXXXX		OCDU				
000BFC <sub>H</sub>	—	—	UER [W] B,H,W -----X						
000C00 <sub>H</sub>	DCCR0 [R/W] W 0----000 --00--00 00000000 0-000000								
000C04 <sub>H</sub>	DCSR0 [R/W] H 0-----000		DTCR0 [R/W] H 00000000 00000000						
000C08 <sub>H</sub>	DSAR0 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C0C <sub>H</sub>	DDAR0 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C10 <sub>H</sub>	DCCR1 [R/W] W 0----000 --00--00 00000000 0-000000								
000C14 <sub>H</sub>	DCSR1 [R/W] H 0-----000		DTCR1 [R/W] H 00000000 00000000						
000C18 <sub>H</sub>	DSAR1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C1C <sub>H</sub>	DDAR1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C20 <sub>H</sub>	DCCR2 [R/W] W 0----000 --00--00 00000000 0-000000								
000C24 <sub>H</sub>	DCSR2 [R/W] H 0-----000		DTCR2 [R/W] H 00000000 00000000						
000C28 <sub>H</sub>	DSAR2 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C2C <sub>H</sub>	DDAR2 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C30 <sub>H</sub>	DCCR3 [R/W] W 0----000 --00--00 00000000 0-000000								
000C34 <sub>H</sub>	DCSR3 [R/W] H 0-----000		DTCR3 [R/W] H 00000000 00000000						
000C38 <sub>H</sub>	DSAR3 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C3C <sub>H</sub>	DDAR3 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								
000C40 <sub>H</sub>	DCCR4 [R/W] W 0----000 --00--00 00000000 0-000000								
000C44 <sub>H</sub>	DCSR4 [R/W] H 0-----000		DTCR4 [R/W] H 00000000 00000000						
000C48 <sub>H</sub>	DSAR4 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX								

DMA  
Controller  
[S]

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
0013E8 <sub>H</sub>	ADTECS14[R/W] B,H,W -----0 ---00000		ADTECS15[R/W] B,H,W -----0 ---00000		12-bit A/D converter 1/2 unit
0013EC <sub>H</sub>	ADTECS16[R/W] B,H,W -----0 ---00000		ADTECS17[R/W] B,H,W -----0 ---00000		
0013F0 <sub>H</sub>	ADTECS18[R/W] B,H,W -----0 ---00000		ADTECS19[R/W] B,H,W -----0 ---00000		
0013F4 <sub>H</sub>	ADTECS20[R/W] B,H,W -----0 ---00000		ADTECS21[R/W] B,H,W -----0 ---00000		
0013F8 <sub>H</sub>	ADTECS22[R/W] B,H,W -----0 ---00000		ADTECS23[R/W] B,H,W -----0 ---00000		
0013FC <sub>H</sub>	ADTECS24[R/W] B,H,W -----0 ---00000		ADTECS25[R/W] B,H,W -----0 ---00000		
001400 <sub>H</sub>	ADTECS26[R/W] B,H,W -----0 ---00000		ADTECS27[R/W] B,H,W -----0 ---00000		
001404 <sub>H</sub>	ADTECS28[R/W] B,H,W -----0 ---00000		ADTECS29[R/W] B,H,W -----0 ---00000		
001408 <sub>H</sub>	ADTECS30[R/W] B,H,W -----0 ---00000		ADTECS31[R/W] B,H,W -----0 ---00000		
00140C <sub>H</sub>	ADRCUT0[R/W] B,H,W ----0000 00000000		ADRCLT0[R/W] B,H,W ----0000 00000000		
001410 <sub>H</sub>	ADRCUT1[R/W] B,H,W ----0000 00000000		ADRCLT1[R/W] B,H,W ----0000 00000000		
001414 <sub>H</sub>	ADRCUT2[R/W] B,H,W ----0000 00000000		ADRCLT2[R/W] B,H,W ----0000 00000000		
001418 <sub>H</sub>	ADRCUT3[R/W] B,H,W ----0000 00000000		ADRCLT3[R/W] B,H,W ----0000 00000000		
00141C <sub>H</sub>	ADRCCS0[R/W] B,H,W 00000000	ADRCCS1[R/W] B,H,W 00000000	ADRCCS2[R/W] B,H,W 00000000	ADRCCS3[R/W] B,H,W 00000000	
001420 <sub>H</sub>	ADRCCS4[R/W] B,H,W 00000000	ADRCCS5[R/W] B,H,W 00000000	ADRCCS6[R/W] B,H,W 00000000	ADRCCS7[R/W] B,H,W 00000000	
001424 <sub>H</sub>	ADRCCS8[R/W] B,H,W 00000000	ADRCCS9[R/W] B,H,W 00000000	ADRCCS10[R/W] B,H,W 00000000	ADRCCS11[R/W] B,H,W 00000000	
001428 <sub>H</sub>	ADRCCS12[R/W] B,H,W 00000000	ADRCCS13[R/W] B,H,W 00000000	ADRCCS14[R/W] B,H,W 00000000	ADRCCS15[R/W] B,H,W 00000000	
00142C <sub>H</sub>	ADRCCS16[R/W] B,H,W 00000000	ADRCCS17[R/W] B,H,W 00000000	ADRCCS18[R/W] B,H,W 00000000	ADRCCS19[R/W] B,H,W 00000000	
001430 <sub>H</sub>	ADRCCS20[R/W] B,H,W 00000000	ADRCCS21[R/W] B,H,W 00000000	ADRCCS22[R/W] B,H,W 00000000	ADRCCS23[R/W] B,H,W 00000000	

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
0017C8 <sub>H</sub>	SCR3/(IBCR3) [R/W] B,H,W 0--00000	SMR3[R/W] B,H,W 000-00-0	SSR3[R/W] B,H,W 0-000011	ESCR3/(IBSR3)[R/W] ] B,H,W 00000000	Multi-UART3
0017CC <sub>H</sub>	— /(RDR13/(TDR13))[R/W] B,H,W ----- * <sup>3</sup>	-----	RDR03/(TDR03)[R/W] B,H,W -----0 00000000 * <sup>1</sup>	-----	
0017D0 <sub>H</sub>	SACSR3[R/W] B,H,W 0---000 00000000	-----	-----	STMR3[R] B,H,W 00000000 00000000	
0017D4 <sub>H</sub>	STMCR3[R/W] B,H,W 00000000 00000000	-----	-----	— /(SCSCR3/SFUR3)[R/W] B,H,W ----- * <sup>3</sup> * <sup>4</sup>	
0017D8 <sub>H</sub>	— /(SCSTR33)/ (LAMSR3) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR23)/ (LAMCR3) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR13)/ (SFLR13) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR03)/ (SFLR03) [R/W] B,H,W ----- * <sup>3</sup>	
0017DC <sub>H</sub>	—	— /(SCSFR23) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR13) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR03) [R/W] B,H,W ----- * <sup>3</sup>	
0017E0 <sub>H</sub>	— /(TBYTE33)/ (LAMESR3) [R/W] B,H,W ----- * <sup>3</sup>	— /(TBYTE23)/ (LAMERT3) [R/W] B,H,W ----- * <sup>3</sup>	— /(TBYTE13)/ (LAMIER3) [R/W] B,H,W ----- * <sup>3</sup>	TBYTE03/(LAMRID3) / (LAMTID3) [R/W] B,H,W 00000000	
0017E4 <sub>H</sub>	BGR3[R/W] H, W 00000000 00000000	-----	— /(ISMK3)[R/W] B,H,W ----- * <sup>2</sup>	— /(ISBA3)[R/W] B,H,W ----- * <sup>2</sup>	
0017E8 <sub>H</sub>	FCR13[R/W] B,H,W ---00100	FCR03[R/W] B,H,W -0000000	-----	FBYTE3[R/W] B,H,W 00000000 00000000	
0017EC <sub>H</sub>	FTICR3[R/W] B,H,W 00000000 00000000	-----	—	—	
0017F0 <sub>H</sub>	SCR4/(IBCR4) [R/W] B,H,W 0--00000	SMR4[R/W] B,H,W 000-00-0	SSR4[R/W] B,H,W 0-000011	ESCR4/(IBSR4)[R/W] ] B,H,W 00000000	Multi-UART4
0017F4 <sub>H</sub>	— /(RDR14/(TDR14))[R/W] B,H,W ----- * <sup>3</sup>	-----	RDR04/(TDR04)[R/W] B,H,W -----0 00000000 * <sup>1</sup>	-----	
0017F8 <sub>H</sub>	SACSR4[R/W] B,H,W 0---000 00000000	-----	-----	STMR4[R] B,H,W 00000000 00000000	
0017FC <sub>H</sub>	STMCR4[R/W] B,H,W 00000000 00000000	-----	-----	— /(SCSCR4/SFUR4)[R/W] B,H,W ----- * <sup>3</sup> * <sup>4</sup>	
001800 <sub>H</sub>	— /(SCSTR34)/ (LAMSR4) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR24)/ (LAMCR4) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR14)/ (SFLR14) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR04)/ (SFLR04) [R/W] B,H,W ----- * <sup>3</sup>	

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
002150 <sub>H</sub>	IF2DTA11 [R/W] B,H,W 00000000 00000000		IF2DTA21 [R/W] B,H,W 00000000 00000000		CAN1 (64msb)	
002154 <sub>H</sub>	IF2DTB11 [R/W] B,H,W 00000000 00000000		IF2DTB21 [R/W] B,H,W 00000000 00000000			
002158 <sub>H</sub>	—	—	—	—		
00215C <sub>H</sub>	—	—	—	—		
002160 <sub>H</sub> , 002164 <sub>H</sub>	Reserved (IF2 data mirror)					
002168 <sub>H</sub> to 00217C <sub>H</sub>	—					
002180 <sub>H</sub>	TREQR21 [R] B,H,W 00000000 00000000		TREQR11 [R] B,H,W 00000000 00000000			
002184 <sub>H</sub>	TREQR41 [R] B,H,W 00000000 00000000		TREQR31 [R] B,H,W 00000000 00000000			
002188 <sub>H</sub>	—	—	—	—		
00218C <sub>H</sub>	—	—	—	—		
002190 <sub>H</sub>	NEWDT21 [R] B,H,W 00000000 00000000		NEWDT11 [R] B,H,W 00000000 00000000			
002194 <sub>H</sub>	NEWDT41 [R] B,H,W 00000000 00000000		NEWDT31 [R] B,H,W 00000000 00000000			
002198 <sub>H</sub>	—	—	—	—		
00219C <sub>H</sub>	—	—	—	—		
0021A0 <sub>H</sub>	INTPND21 [R] B,H,W 00000000 00000000		INTPND11 [R] B,H,W 00000000 00000000			
0021A4 <sub>H</sub>	INTPND41 [R] B,H,W 00000000 00000000		INTPND31 [R] B,H,W 00000000 00000000			
0021A8 <sub>H</sub>	—	—	—	—		
0021AC <sub>H</sub>	—	—	—	—		
0021B0 <sub>H</sub>	MSGVAL21 [R] B,H,W 00000000 00000000		MSGVAL11 [R] B,H,W 00000000 00000000			
0021B4 <sub>H</sub>	MSGVAL41 [R] B,H,W 00000000 00000000		MSGVAL31 [R] B,H,W 00000000 00000000			
0021B8 <sub>H</sub>	—	—	—	—		
0021BC <sub>H</sub>	—	—	—	—		

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks	
				Min	Typ	Max			
"H" level input voltage	V <sub>IH1</sub>	P000,002,003, 005,020,022, 024,026,150, 151,035,041, 045,055,057, 071-077,081, 082,093,096, 097,100-102, 111,115,116, 122,126,130, 134,142,143, 144,153	CMOS hysteresis input level	0.7× V <sub>CC</sub>	-	V <sub>CC</sub>	V		
	V <sub>IH3</sub>	Port other than V <sub>IH1</sub>	Automotive input level	0.8× V <sub>CC</sub>	-	V <sub>CC</sub>	V		
	V <sub>IH5</sub>	RSTX,NMIX,M D0,MD1	CMOS hysteresis input level	0.8× V <sub>CC</sub>	-	V <sub>CC</sub>	V		
	V <sub>IHT</sub>	DEBUGIF	TTL input level	2	-	V <sub>CC</sub>	V		
"L" level input voltage	V <sub>IL1</sub>	P000,002,003, 005,020,022, 024,026,150, 151,035,041, 045,055,057, 071-077,081, 082,093,096, 097,100-102, 111,115,116, 122,126,130, 134,142,143, 144,153	CMOS hysteresis input level	V <sub>SS</sub>	-	0.3× V <sub>CC</sub>	V		
	V <sub>IL3</sub>	Port other than V <sub>IH1</sub>	Automotive input level	V <sub>SS</sub>	-	0.5× V <sub>CC</sub>	V		
	V <sub>IL5</sub>	RSTX,NMIX,M D0,MD1	CMOS hysteresis input level	V <sub>SS</sub>	-	0.2× V <sub>CC</sub>	V		
	V <sub>ILT</sub>	DEBUGIF	TTL input level	V <sub>SS</sub>	-	0.8	V		

\*: It is a standard in BRAMSC (Backup RAM sleep control bit)=1(Enter the state of the sleep at the standby mode) condition.

**D/A converter**
 $(T_A:-40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, V_{CC}=AV_{CC}=5.0\text{V}\pm10\%, V_{CC}=AV_{CC}=3.3\text{V}\pm0.3\text{V}, V_{SS}=AV_{SS}=0.0\text{V})$ 

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Resolution	-	-	-	-	-	8	bit	
Differential linearity error	-	-	-	-	-	$\pm 3.0$	LSB	
Conversion time	-	-	-	0.47	0.58	0.69	$\mu\text{s}$	$C_L=20$
			-	2.37	2.90	3.43	$\mu\text{s}$	$C_L=100$
Output impedance	$R_o$	DA0, DA1	-	3.1	3.8	4.5	$\text{k}\Omega$	
Power supply current <sup>*1</sup>	IA	AVCC	-	-	475	580	$\mu\text{A}$	Each channel
	IAH	AVCC	-	-	-	7.5	$\mu\text{A}$	When powerdown Each channel

\*1: The power supply current described only current value on D/A converter.

The total AVcc current value must be calculated the power supply current for D/A converter and A/D converter.

## 14. Ordering Information MB91F52xxxC<sup>\*1</sup>

Part number	Sub clock	CSV Initial value	LVD Initial value	Package <sup>*2</sup>
MB91F526LWCPMC	Yes	ON	ON	LQP • 176 pin, Plastic
MB91F526LYCPMC			OFF	
MB91F526LJCPMC		OFF	ON	
MB91F526LLCPMC			OFF	
MB91F525LWCPMC		ON	ON	
MB91F525LYCPMC			OFF	
MB91F525LJCPMC		OFF	ON	
MB91F525LLCPMC			OFF	
MB91F524LWCPMC		ON	ON	
MB91F524LYCPMC			OFF	
MB91F524LJCPMC		OFF	ON	
MB91F524LLCPMC			OFF	
MB91F523LWCPMC		ON	ON	
MB91F523LYCPMC			OFF	
MB91F523LJCPMC		OFF	ON	
MB91F523LLCPMC			OFF	
MB91F522LWCPMC	None	ON	ON	
MB91F522LYCPMC			OFF	
MB91F522LJCPMC		OFF	ON	
MB91F522LLCPMC			OFF	
MB91F526LSCPMC		ON	ON	
MB91F526LUCPMC			OFF	
MB91F526LHCPMC		OFF	ON	
MB91F526LKCPMC			OFF	
MB91F525LSCPMC		ON	ON	
MB91F525LUCPMC			OFF	
MB91F525LHCPMC		OFF	ON	
MB91F525LKCPMC			OFF	
MB91F524LSCPMC		ON	ON	
MB91F524LUCPMC			OFF	
MB91F524LHCPMC		OFF	ON	
MB91F524LKCPMC			OFF	
MB91F523LSCPMC		ON	ON	
MB91F523LUCPMC			OFF	
MB91F523LHCPMC		OFF	ON	
MB91F523LKCPMC			OFF	
MB91F522LSCPMC		ON	ON	
MB91F522LUCPMC			OFF	
MB91F522LHCPMC		OFF	ON	
MB91F522LKCPMC			OFF	

Part number	Sub clock	CSV Initial value	LVD Initial value	Package*
MB91F526KWEPMC1	Yes	ON	ON	LQN • 144 pin, (LeaE pitch 0.4mm) Plastic
MB91F526KJEPMC1		OFF	ON	
MB91F525KWEPMC1		ON	ON	
MB91F525KJEPMC1		OFF	ON	
MB91F524KWEPMC1		ON	ON	
MB91F524KJEPMC1		OFF	ON	
MB91F523KWEPMC1		ON	ON	
MB91F523KJEPMC1		OFF	ON	
MB91F522KWEPMC1		ON	ON	
MB91F522KJEPMC1		OFF	ON	
MB91F526KSEPMC1	None	ON	ON	LQM • 120 pin, Plastic
MB91F526KHEPMC1		OFF	ON	
MB91F525KSEPMC1		ON	ON	
MB91F525KHEPMC1		OFF	ON	
MB91F524KSEPMC1		ON	ON	
MB91F524KHEPMC1		OFF	ON	
MB91F523KSEPMC1		ON	ON	
MB91F523KHEPMC1		OFF	ON	
MB91F522KSEPMC1		ON	ON	
MB91F522KHEPMC1		OFF	ON	
MB91F526JWEPMC	Yes	ON	ON	LQM • 120 pin, Plastic
MB91F526JJEPMC		OFF	ON	
MB91F525JWEPMC		ON	ON	
MB91F525JJEPMC		OFF	ON	
MB91F524JWEPMC		ON	ON	
MB91F524JJEPMC		OFF	ON	
MB91F523JWEPMC		ON	ON	
MB91F523JJEPMC		OFF	ON	
MB91F522JWEPMC		ON	ON	
MB91F522JJEPMC		OFF	ON	
MB91F526JSEPMC	None	ON	ON	LQM • 120 pin, Plastic
MB91F526JHEPMC		OFF	ON	
MB91F525JSEPMC		ON	ON	
MB91F525JHEPMC		OFF	ON	
MB91F524JSEPMC		ON	ON	
MB91F524JHEPMC		OFF	ON	
MB91F523JSEPMC		ON	ON	
MB91F523JHEPMC		OFF	ON	
MB91F522JSEPMC		ON	ON	
MB91F522JHEPMC		OFF	ON	

### ■ Scope of Impact

For the affected parts, when the Power-On Reset and Internal Low Voltage Detection are not generated, the MCU may set invalid package and sub clock option information. Therefore, the MCU may operate with an invalid pin configuration.

### ■ Workaround

For the affected parts, it is necessary to satisfy at least one of the Power-On Reset requirements for any Power-On event as given below:

- (1) The VCC voltage is less than 200 mV for 50 ms or longer ( $t_{OFF}$ )
- (2) VCC Power ramp rate is less than 4 mV/ $\mu$ s ( $dV/dt$ ) until a voltage level for a safe Power-On detection is reached
- (3) C-pin voltage is below 60 mV when VCC is turned on again

If the customer system does not satisfy the condition above-mentioned, Cypress will releases new version D, so Cypress recommends the version D for MB91F52x. The new version prevents the limitation when an external reset signal is asserted at pin RSTX anytime the supply voltage (VCC) is turned on.

### ■ Fix Status

Will be fixed in production silicon version D, E

## 2. Limitation for Watch mode (power off)

### ■ Problem Definition

If the below all trigger conditions (1) to (3) are satisfied, the below registers will be initialized after MCU recovers from watch mode (power off).

### ■ Trigger Conditions

- (1) Using the watch mode (power off)
- (2) Interrupt levels that are used as sources for recovering from the watch mode (power off) are '16' to '30', or using NMIX pin as source for recovering from the watch mode (power off)
- (3) The sources for recovering from the watch mode (power off) are generated between PCLK 1 cycle and PMUCLK 3 cycles (\*), after CPU state changes to the watch mode (power off)  
 (\*): In case of PCLK = 0.5 MHz and PMUCLK = 32 kHz, it is approx. 2  $\mu$ s to 100  $\mu$ s

### ■ Scope of Impact

If the all trigger conditions (1) to (3) are satisfied, the below registers will be initialized after MCU recovers from watch mode (power off).

WTCRH, WTCRM, WTCRL

CSELR.SCEN

CMONR.SCRDY

CCRTSELR.CST


CCRTSELR.CSC

Page	Section	Change Results
150,152, 154,156	■ELECTRICAL CHARACTERISTICS 4. AC characteristics (4) Multi-function Serial (4-1) CSIO timing (4-1-1),(4-1-2),(4-1-3),(4-1-4)	(4-1-1),(4-1-2),(4-1-3),(4-1-4)SCK fall time $t_F$ Corrected the following description. Pin name: SCK0 to SCK2,SCK5 to SCK11 Value: Min - Max 5 Pin name: SCK3,SCK4 Value: Min - Max 250 ↓ Pin name: SCK0 to SCK11 Value: Min - Max 5
158,161, 164,167	■ELECTRICAL CHARACTERISTICS 4. AC characteristics (4) Multi-function Serial (4-1) CSIO timing (4-1-5),(4-1-6),(4-1-7),(4-1-8)	(4-1-5) $SCS \downarrow \Rightarrow SCK \downarrow$ setup time $t_{CSSI}$ (4-1-6) $SCS \downarrow \Rightarrow SCK \uparrow$ setup time $t_{CSSI}$ (4-1-7) $SCS \uparrow \Rightarrow SCK \downarrow$ setup time $t_{CSSI}$ (4-1-8) $SCS \uparrow \Rightarrow SCK \uparrow$ setup time $t_{CSSI}$ Corrected the following description. Pin name: SCK1 to SCK11 SCS1 to SCS3,SCS40 to SCS43,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11 Value: Min $t_{CSSU}+0$ Max $t_{CSSU}+50$ ↓ Pin name: SCK1,SCK2,SCK5 to SCK11 SCS1,SCS2,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11 Value: Min $t_{CSSU}-50$ Max $t_{CSSU}+0$ Pin name: SCK3,SCK4 SCS3,SCS40 to SCS43 Value: Min $t_{CSSU}-50$ Max $t_{CSSU}+300$
158,161, 164,167	■ELECTRICAL CHARACTERISTICS 4. AC characteristics (4) Multi-function Serial (4-1) CSIO timing (4-1-5),(4-1-6),(4-1-7),(4-1-8)	(4-1-5) $SCK \uparrow \Rightarrow SCS \uparrow$ hold time $t_{CSHI}$ (4-1-6) $SCK \downarrow \Rightarrow SCS \uparrow$ hold time $t_{CSHI}$ (4-1-7) $SCK \uparrow \Rightarrow SCS \downarrow$ hold time $t_{CSHI}$ (4-1-8) $SCK \downarrow \Rightarrow SCS \downarrow$ hold time $t_{CSHI}$ Corrected the following description. Pin name: SCK1 to SCK11 SCS1 to SCS3,SCS40 to SCS43,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11 Value: Min $t_{CSHD}-50$ Max $t_{CSHD}+0$ ↓ Pin name: SCK1,SCK2,SCK5 to SCK11 SCS1,SCS2,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11 Value: Min $t_{CSHD}-10$ Max $t_{CSHD}+50$ Pin name: SCK3,SCK4 SCS3,SCS40 to SCS43 Value: Min $t_{CSHD}-300$ Max $t_{CSHD}+50$

Page	Section	Change Results				
Cypress Document Number: 002-04662						
Rev *B						
1	■Features	<p>Corrected the following description.</p> <ul style="list-style-type: none"> <li>· Clock generation (equipped with SSCG function)           <ul style="list-style-type: none"> <li>· Main oscillation (4MHz to 16MHz)</li> <li>· Sub oscillation (32kHz to 100kHz) or none sub oscillation</li> <li>· PLL multiplication rate : 1 to 20 times</li> </ul> </li> </ul> <p style="text-align: center;">↓</p> <ul style="list-style-type: none"> <li>· Clock generation (equipped with SSCG function)           <ul style="list-style-type: none"> <li>· Main oscillation (4MHz to 16MHz)</li> <li>· Sub oscillation (32kHz) or no sub oscillation</li> <li>· PLL multiplication rate : 1 to 20 times</li> </ul> </li> <li>· Equipped with a 100kHz CR oscillator</li> </ul>				
2	■Features	<p>Corrected the following description.</p> <ul style="list-style-type: none"> <li>· Base timer : Max. 2 channels           <ul style="list-style-type: none"> <li>· 16-bit timer</li> <li>· Any of four PWM/PPG/PWC/reload timer functions can be selected and used</li> <li>· A 32-bit timer can be used in 2 channels of cascade mode</li> </ul> </li> </ul> <p style="text-align: center;">↓</p> <ul style="list-style-type: none"> <li>· Base timer : Max. 2 channels           <ul style="list-style-type: none"> <li>· 16-bit timer</li> <li>· Any of four PWM/PPG/PWC/reload timer functions can be selected and used</li> <li>· As for the PWC function and the reload timer function, a pair of 16-bit timers can be used as one 32-bit timer in the cascaded mode</li> </ul> </li> </ul>				
6	■Product Lineup	<p>Corrected the following description for Product lineup comparison(64 pin).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Multi-Function Serial Interface</td><td style="padding: 2px; text-align: center;">8ch</td></tr> </table> <p style="text-align: center;">↓</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Multi-Function Serial Interface</td><td style="padding: 2px; text-align: center;">8ch<sup>*1</sup></td></tr> </table>	Multi-Function Serial Interface	8ch	Multi-Function Serial Interface	8ch <sup>*1</sup>
Multi-Function Serial Interface	8ch					
Multi-Function Serial Interface	8ch <sup>*1</sup>					
6	■Product Lineup	<p>Added the following sentences under Product lineup comparison(64 pin)</p> <p>*1: Only channel 5, channel 6 and channel 11 support the I<sup>2</sup>C (standard mode).</p>				
7	■Product Lineup	<p>Corrected the following description for Product lineup comparison(80 pin).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Multi-Function Serial Interface</td><td style="padding: 2px; text-align: center;">9ch</td></tr> </table> <p style="text-align: center;">↓</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Multi-Function Serial Interface</td><td style="padding: 2px; text-align: center;">9ch<sup>*1</sup></td></tr> </table>	Multi-Function Serial Interface	9ch	Multi-Function Serial Interface	9ch <sup>*1</sup>
Multi-Function Serial Interface	9ch					
Multi-Function Serial Interface	9ch <sup>*1</sup>					
7	■Product Lineup	<p>Added the following sentences under Product lineup comparison(80 pin)</p> <p>*1: Only channel 5, channel 6 and channel 11 support the I<sup>2</sup>C (standard mode).</p>				

Page	Section	Change Results																																																																
13	■Pin Assignment MB91F52xB	<p>- Right side</p>  <table border="1"> <tr><td>48</td><td>P122/SIN6_0/AN31/OCU8_0/INT9_1</td></tr> <tr><td>47</td><td>P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0</td></tr> <tr><td>46</td><td>P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1</td></tr> <tr><td>45</td><td>P110/TX1(64)/SCS63_0/AN22</td></tr> <tr><td>44</td><td>NMIX</td></tr> <tr><td>43</td><td>P105/SCS71_0/AN17/PPG13_0</td></tr> <tr><td>42</td><td>P104/SCS72_0/AN16/PPG12_0</td></tr> <tr><td>41</td><td>P103/SCS73_0/AN15/PPG11_0</td></tr> <tr><td>40</td><td>P102/SIN7_0/AN14/PPG10_0/INT10_0</td></tr> <tr><td>39</td><td>AVCC0</td></tr> <tr><td>38</td><td>AVRH0</td></tr> <tr><td>37</td><td>AVSS0/AVRL0</td></tr> <tr><td>36</td><td>P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1</td></tr> <tr><td>35</td><td>P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0</td></tr> <tr><td>34</td><td>P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0/TOT2_1</td></tr> <tr><td>33</td><td>VSS</td></tr> </table> <table border="1"> <tr><td>48</td><td>P122/SIN6_0/AN31/OCU8_0/INT9_1</td></tr> <tr><td>47</td><td>P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0</td></tr> <tr><td>46</td><td>P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1</td></tr> <tr><td>45</td><td>P110/TX1(64)/SCS63_0/AN22</td></tr> <tr><td>44</td><td>NMIX</td></tr> <tr><td>43</td><td>P105/AN17/PPG13_0</td></tr> <tr><td>42</td><td>P104/AN16/PPG12_0</td></tr> <tr><td>41</td><td>P103/AN15/PPG11_0</td></tr> <tr><td>40</td><td>P102/AN14/PPG10_0/INT10_0</td></tr> <tr><td>39</td><td>AVCC0</td></tr> <tr><td>38</td><td>AVRH0</td></tr> <tr><td>37</td><td>AVSS0/AVRL0</td></tr> <tr><td>36</td><td>P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1</td></tr> <tr><td>35</td><td>P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0</td></tr> <tr><td>34</td><td>P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0</td></tr> <tr><td>33</td><td>VSS</td></tr> </table>	48	P122/SIN6_0/AN31/OCU8_0/INT9_1	47	P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0	46	P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1	45	P110/TX1(64)/SCS63_0/AN22	44	NMIX	43	P105/SCS71_0/AN17/PPG13_0	42	P104/SCS72_0/AN16/PPG12_0	41	P103/SCS73_0/AN15/PPG11_0	40	P102/SIN7_0/AN14/PPG10_0/INT10_0	39	AVCC0	38	AVRH0	37	AVSS0/AVRL0	36	P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1	35	P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0	34	P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0/TOT2_1	33	VSS	48	P122/SIN6_0/AN31/OCU8_0/INT9_1	47	P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0	46	P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1	45	P110/TX1(64)/SCS63_0/AN22	44	NMIX	43	P105/AN17/PPG13_0	42	P104/AN16/PPG12_0	41	P103/AN15/PPG11_0	40	P102/AN14/PPG10_0/INT10_0	39	AVCC0	38	AVRH0	37	AVSS0/AVRL0	36	P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1	35	P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0	34	P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0	33	VSS
48	P122/SIN6_0/AN31/OCU8_0/INT9_1																																																																	
47	P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0																																																																	
46	P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1																																																																	
45	P110/TX1(64)/SCS63_0/AN22																																																																	
44	NMIX																																																																	
43	P105/SCS71_0/AN17/PPG13_0																																																																	
42	P104/SCS72_0/AN16/PPG12_0																																																																	
41	P103/SCS73_0/AN15/PPG11_0																																																																	
40	P102/SIN7_0/AN14/PPG10_0/INT10_0																																																																	
39	AVCC0																																																																	
38	AVRH0																																																																	
37	AVSS0/AVRL0																																																																	
36	P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1																																																																	
35	P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0																																																																	
34	P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0/TOT2_1																																																																	
33	VSS																																																																	
48	P122/SIN6_0/AN31/OCU8_0/INT9_1																																																																	
47	P116/SCK6_0/SCL6/AN28/PPG20_0/RTO4_0																																																																	
46	P115/RX1_1/SOT6_0/SDA6/AN27/PPG19_0/RTO3_0/INT1_1																																																																	
45	P110/TX1(64)/SCS63_0/AN22																																																																	
44	NMIX																																																																	
43	P105/AN17/PPG13_0																																																																	
42	P104/AN16/PPG12_0																																																																	
41	P103/AN15/PPG11_0																																																																	
40	P102/AN14/PPG10_0/INT10_0																																																																	
39	AVCC0																																																																	
38	AVRH0																																																																	
37	AVSS0/AVRL0																																																																	
36	P097/SCK11_0/SCL11/AN11/ICU5_0/PPG17_1																																																																	
35	P096/RX0(128)/SOT11_0/SDA11/AN10/INT0_0																																																																	
34	P093/TX0_1/SIN11_0/AN7/ICU4_2/PPG16_1/ICU3_0																																																																	
33	VSS																																																																	

Page	Section	Change Results
14	■Pin Assignment MB91F52xD	<p>- Bottom</p> <p>[ 40 VCC      39 P087/D/A/00/PPG7_0/INT8_0      38 P082/S/IN5_0/AN1/PPG2_0      37 P088/S/OT5_0/SDA/5AN0/PPG1_0      36 P153/S/CX5_0/SC15/AN32/FRCK1_1/INT4_1      35 P077/S/OT4_0/SDA/4/AN33/ICU3_2      34 P077/S/IN4_0/AN34/ICU2_2/INT5_0      33 P077/S/CX4_2/AN35/ICU1_2/MONCLK      32 P067/AN36/FROK5_0/AIN0_1      31 P066/S/OT4_2/SCS3_0/AN37/FRCX4_0/BIN0_1      30 P066/S/CX42_0/AN38/FRCX2_0/AIN1_1/PPG43_1      29 P065/SCS41_0/AN39/PPG5_1/FRCX1_0/IN1_1      28 P062/SCS10_1/SCS40_0/AN40/PPG4_1/FRCX0_0/TO17_1/ZIN1_1      27 P061/S/OT10_1/AN41/ICU5_0/PPG3_1/ICU3_1/TO16_1/INT13_1      26 AVSS/AVRLI      25 AVRRII      24 P057/S/CX10_1/AN42/ICU8_0/TRG0_2/PPG1_1/ICU1_1/TIN6_1      23 AVCCI      22 P055/S/IN10_0/AN43/PPG37_0/TIN4_1      21 VSS ]</p> <p>[ 40 VCC      39 P087/D/A/00/PPG7_0/INT8_0      38 P082/S/IN5_0/AN1/PPG2_0      37 P088/S/OT5_0/SDA/5AN0/PPG1_0      36 P153/S/CX5_0/SC15/AN32/FRCK1_1/INT4_1      35 P077/S/OT4_0/SDA/4/AN33/ICU3_2      34 P077/S/IN4_0/AN34/ICU2_2/INT5_0      33 P077/S/CX4_2/AN35/ICU1_2/MONCLK      32 P067/AN36/FROK5_0/AIN0_1      31 P066/S/OT4_2/SCS3_0/AN37/FRCX4_0/BIN0_1      30 P066/S/CX42_0/AN38/FRCX2_0/AIN1_1/PPG43_1      29 P063/SCS41_0/AN39/PPG5_1/FRCX1_0/IN1_1      28 P062/SCS10_1/SCS40_0/AN40/PPG4_1/FRCX0_0/TO17_1/ZIN1_1      27 P061/S/OT10_1/AN41/ICU5_0/PPG3_1/ICU3_1/TO16_1/INT13_1      26 AVSS/AVRLI      25 AVRRII      24 P057/S/CX10_1/AN42/ICU8_0/TRG0_2/PPG1_1/ICU1_1/TIN6_1      23 AVCCI      22 P055/S/IN10_0/AN43/PPG37_0/TIN4_1      21 VSS ]</p>

Page	Section	Change Results						
15	■Pin Assignment MB91F52xF	<p>- Top</p> 						
15	■Pin Assignment MB91F52xF	<p>The following note added on the bottom left of Figure.</p> <p>* In a single clock product, pin 86 and pin 87 are the general-purpose ports.</p>						
16	■Pin Assignment MB91F52xJ	<p>The following note added on the bottom left of Figure.</p> <p>* In a single clock product, pin 102 and pin 103 are the general-purpose ports.</p>						
17	■Pin Assignment MB91F52xK	<p>The following note added on the bottom left of Figure.</p> <p>* In a single clock product, pin 121 and pin 122 are the general-purpose ports.</p>						
18	■Pin Assignment MB91F52xL	<p>The following note added on the bottom left of Figure.</p> <p>* In a single clock product, pin 149 and pin 150 are the general-purpose ports.</p>						
19 to 35	■PIN Description	<p>A List of "Pin Description" modified.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 5px; vertical-align: top;">I/O Circuit types<sup>*1</sup></td> <td style="padding: 5px; vertical-align: top;">Function<sup>*2</sup></td> </tr> <tr> <td style="padding: 5px; vertical-align: top;">↓</td> <td style="padding: 5px; vertical-align: top;"></td> </tr> <tr> <td style="padding: 5px; vertical-align: top;">I/O Circuit types<sup>*8</sup></td> <td style="padding: 5px; vertical-align: top;">Function<sup>*9</sup></td> </tr> </table>	I/O Circuit types <sup>*1</sup>	Function <sup>*2</sup>	↓		I/O Circuit types <sup>*8</sup>	Function <sup>*9</sup>
I/O Circuit types <sup>*1</sup>	Function <sup>*2</sup>							
↓								
I/O Circuit types <sup>*8</sup>	Function <sup>*9</sup>							

Page	Section	Change Results																																																																																																																																																																																																																																																																																																													
34, 35	■PIN Description	<p>A List of "Pin Description" modified.</p> <p>(Error)</p> <table border="1"> <thead> <tr> <th colspan="6">Pin no.</th> <th>Pin Name</th> </tr> <tr> <th>64</th> <th>80</th> <th>100</th> <th>120</th> <th>144</th> <th>176</th> <th></th> </tr> </thead> <tbody> <tr> <td>-</td> <td>-</td> <td>-</td> <td>113</td> <td>133</td> <td>161</td> <td>P002</td> </tr> <tr> <td>-</td> <td>76</td> <td>96</td> <td>114</td> <td>134</td> <td>162</td> <td>D18</td> </tr> <tr> <td>-</td> <td>77</td> <td>97</td> <td>115</td> <td>136</td> <td>165</td> <td>SCK1_0</td> </tr> <tr> <td>61</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>164</td> <td>TIOB0_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>135</td> <td>163</td> <td>P003</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>166</td> <td>D19</td> </tr> <tr> <td>62</td> <td>78</td> <td>98</td> <td>116</td> <td>137</td> <td>167</td> <td>SIN2_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>168</td> <td>TIOB1_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>169</td> <td>INT3_0</td> </tr> <tr> <td>63</td> <td>79</td> <td>99</td> <td>119</td> <td>140</td> <td>171</td> <td>P004</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>165</td> <td>D20</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>166</td> <td>SOT2_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>167</td> <td>P164</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>168</td> <td>PPG32_1</td> </tr> <tr> <td>61</td> <td>77</td> <td>97</td> <td>115</td> <td>136</td> <td>165</td> <td>P005</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>169</td> <td>D21</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>170</td> <td>SCK2_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>171</td> <td>ADTG0_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>172</td> <td>INT7_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>173</td> <td>(RX2(64))</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>174</td> <td>P165</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>175</td> <td>PPG33_1</td> </tr> <tr> <td>62</td> <td>78</td> <td>98</td> <td>116</td> <td>137</td> <td>176</td> <td>P006</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>177</td> <td>D22</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>178</td> <td>SCS2_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>179</td> <td>ADTG1_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>180</td> <td>INT2_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>181</td> <td>(TX2(64))</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>117</td> <td>168</td> <td>P007</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>138</td> <td>169</td> <td>D23</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>170</td> <td>P166</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>171</td> <td>PPG34_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>118</td> <td>172</td> <td>P010</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>139</td> <td>173</td> <td>D24</td> </tr> <tr> <td>63</td> <td>79</td> <td>99</td> <td>119</td> <td>140</td> <td>174</td> <td>P011</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>175</td> <td>WOT</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>176</td> <td>D25</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>177</td> <td>SOT2_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>178</td> <td>TIOA0_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>179</td> <td>INT3_1</td> </tr> </tbody> </table>	Pin no.						Pin Name	64	80	100	120	144	176		-	-	-	113	133	161	P002	-	76	96	114	134	162	D18	-	77	97	115	136	165	SCK1_0	61	-	-	-	-	164	TIOB0_1	-	-	-	-	135	163	P003	-	-	-	-	-	166	D19	62	78	98	116	137	167	SIN2_0	-	-	-	-	-	168	TIOB1_1	-	-	-	-	-	169	INT3_0	63	79	99	119	140	171	P004	-	-	-	-	-	165	D20	-	-	-	-	-	166	SOT2_0	-	-	-	-	-	167	P164	-	-	-	-	-	168	PPG32_1	61	77	97	115	136	165	P005	-	-	-	-	-	169	D21	-	-	-	-	-	170	SCK2_0	-	-	-	-	-	171	ADTG0_1	-	-	-	-	-	172	INT7_1	-	-	-	-	-	173	(RX2(64))	-	-	-	-	-	174	P165	-	-	-	-	-	175	PPG33_1	62	78	98	116	137	176	P006	-	-	-	-	-	177	D22	-	-	-	-	-	178	SCS2_0	-	-	-	-	-	179	ADTG1_1	-	-	-	-	-	180	INT2_1	-	-	-	-	-	181	(TX2(64))	-	-	-	-	117	168	P007	-	-	-	-	138	169	D23	-	-	-	-	-	170	P166	-	-	-	-	-	171	PPG34_1	-	-	-	-	118	172	P010	-	-	-	-	139	173	D24	63	79	99	119	140	174	P011	-	-	-	-	-	175	WOT	-	-	-	-	-	176	D25	-	-	-	-	-	177	SOT2_1	-	-	-	-	-	178	TIOA0_0	-	-	-	-	-	179	INT3_1							
Pin no.						Pin Name																																																																																																																																																																																																																																																																																																									
64	80	100	120	144	176																																																																																																																																																																																																																																																																																																										
-	-	-	113	133	161	P002																																																																																																																																																																																																																																																																																																									
-	76	96	114	134	162	D18																																																																																																																																																																																																																																																																																																									
-	77	97	115	136	165	SCK1_0																																																																																																																																																																																																																																																																																																									
61	-	-	-	-	164	TIOB0_1																																																																																																																																																																																																																																																																																																									
-	-	-	-	135	163	P003																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	166	D19																																																																																																																																																																																																																																																																																																									
62	78	98	116	137	167	SIN2_0																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	168	TIOB1_1																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	169	INT3_0																																																																																																																																																																																																																																																																																																									
63	79	99	119	140	171	P004																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	165	D20																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	166	SOT2_0																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	167	P164																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	168	PPG32_1																																																																																																																																																																																																																																																																																																									
61	77	97	115	136	165	P005																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	169	D21																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	170	SCK2_0																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	171	ADTG0_1																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	172	INT7_1																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	173	(RX2(64))																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	174	P165																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	175	PPG33_1																																																																																																																																																																																																																																																																																																									
62	78	98	116	137	176	P006																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	177	D22																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	178	SCS2_0																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	179	ADTG1_1																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	180	INT2_1																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	181	(TX2(64))																																																																																																																																																																																																																																																																																																									
-	-	-	-	117	168	P007																																																																																																																																																																																																																																																																																																									
-	-	-	-	138	169	D23																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	170	P166																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	171	PPG34_1																																																																																																																																																																																																																																																																																																									
-	-	-	-	118	172	P010																																																																																																																																																																																																																																																																																																									
-	-	-	-	139	173	D24																																																																																																																																																																																																																																																																																																									
63	79	99	119	140	174	P011																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	175	WOT																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	176	D25																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	177	SOT2_1																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	178	TIOA0_0																																																																																																																																																																																																																																																																																																									
-	-	-	-	-	179	INT3_1																																																																																																																																																																																																																																																																																																									

Page	Section	Change Results																																																																
141	■Interrupt Vector Table	<p>The interrupt factor in Interrupt vector 176pin modified as follows:</p> <p>(Error)</p> <table border="1"> <tr> <td>Base timer 1 IRQ0</td> <td rowspan="4">61</td> <td rowspan="4">3D</td> <td rowspan="4">ICR 45</td> <td rowspan="4">308 H</td> <td rowspan="4">000F FF08 H</td> <td rowspan="4">45 *5</td> </tr> <tr> <td>Base timer 1 IRQ1</td> </tr> <tr> <td>-</td> </tr> <tr> <td>-</td> </tr> </table> <p>(Correct)</p> <table border="1"> <tr> <td>Base timer 1 IRQ0</td> <td rowspan="4">61</td> <td rowspan="4">3D</td> <td rowspan="4">ICR 45</td> <td rowspan="4">308 H</td> <td rowspan="4">000F FF08 H</td> <td rowspan="4">45</td> </tr> <tr> <td>Base timer 1 IRQ1</td> </tr> <tr> <td>-</td> </tr> <tr> <td>-</td> </tr> </table>	Base timer 1 IRQ0	61	3D	ICR 45	308 H	000F FF08 H	45 *5	Base timer 1 IRQ1	-	-	Base timer 1 IRQ0	61	3D	ICR 45	308 H	000F FF08 H	45	Base timer 1 IRQ1	-	-																																												
Base timer 1 IRQ0	61	3D	ICR 45							308 H	000F FF08 H	45 *5																																																						
Base timer 1 IRQ1																																																																		
-																																																																		
-																																																																		
Base timer 1 IRQ0	61	3D	ICR 45	308 H	000F FF08 H	45																																																												
Base timer 1 IRQ1																																																																		
-																																																																		
-																																																																		
141	■Interrupt Vector Table	<p>The following sentence deleted from Interrupt vector 176pins.</p> <p>(Error)</p> <p>*5: It does not support the DMA transfer by the interrupt because of the RAM ECC bit error.</p>																																																																
142	■Electrical Characteristics 1. Absolute Maximum Ratings	<p>The remarks of "L" level average output current" and "H" level average output current" modified as follows.</p> <p>(Error)</p> <table border="1"> <thead> <tr> <th rowspan="2">Parameter</th> <th rowspan="2">Sym bol</th> <th colspan="2">Rating</th> <th rowspan="2">Unit</th> <th rowspan="2">Remarks</th> </tr> <tr> <th>Min</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>"L" level average output current<sup>*4</sup></td> <td>I<sub>OLAV1</sub></td> <td>-</td> <td>4</td> <td>mA</td> <td></td> </tr> <tr> <td></td> <td>I<sub>OLAV2</sub></td> <td>-</td> <td>12</td> <td>mA</td> <td></td> </tr> <tr> <td>"H" level average output current<sup>*4</sup></td> <td>I<sub>OHAV1</sub></td> <td>-</td> <td>-4</td> <td>mA</td> <td></td> </tr> <tr> <td></td> <td>I<sub>OHAV2</sub></td> <td>-</td> <td>-12</td> <td>mA</td> <td></td> </tr> </tbody> </table> <p>(Correct)</p> <table border="1"> <thead> <tr> <th rowspan="2">Parameter</th> <th rowspan="2">Sym bol</th> <th colspan="2">Rating</th> <th rowspan="2">Unit</th> <th rowspan="2">Remarks</th> </tr> <tr> <th>Min</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>"L" level average output current<sup>*4</sup></td> <td>I<sub>OLAV1</sub></td> <td>-</td> <td>4</td> <td>mA</td> <td>*9</td> </tr> <tr> <td></td> <td>I<sub>OLAV2</sub></td> <td>-</td> <td>12</td> <td>mA</td> <td>*10</td> </tr> <tr> <td>"H" level average output current<sup>*4</sup></td> <td>I<sub>OHAV1</sub></td> <td>-</td> <td>-4</td> <td>mA</td> <td>*9</td> </tr> <tr> <td></td> <td>I<sub>OHAV2</sub></td> <td>-</td> <td>-12</td> <td>mA</td> <td>*10</td> </tr> </tbody> </table>	Parameter	Sym bol	Rating		Unit	Remarks	Min	Max	"L" level average output current <sup>*4</sup>	I <sub>OLAV1</sub>	-	4	mA			I <sub>OLAV2</sub>	-	12	mA		"H" level average output current <sup>*4</sup>	I <sub>OHAV1</sub>	-	-4	mA			I <sub>OHAV2</sub>	-	-12	mA		Parameter	Sym bol	Rating		Unit	Remarks	Min	Max	"L" level average output current <sup>*4</sup>	I <sub>OLAV1</sub>	-	4	mA	*9		I <sub>OLAV2</sub>	-	12	mA	*10	"H" level average output current <sup>*4</sup>	I <sub>OHAV1</sub>	-	-4	mA	*9		I <sub>OHAV2</sub>	-	-12	mA	*10
Parameter	Sym bol	Rating			Unit	Remarks																																																												
		Min	Max																																																															
"L" level average output current <sup>*4</sup>	I <sub>OLAV1</sub>	-	4	mA																																																														
	I <sub>OLAV2</sub>	-	12	mA																																																														
"H" level average output current <sup>*4</sup>	I <sub>OHAV1</sub>	-	-4	mA																																																														
	I <sub>OHAV2</sub>	-	-12	mA																																																														
Parameter	Sym bol	Rating		Unit	Remarks																																																													
		Min	Max																																																															
"L" level average output current <sup>*4</sup>	I <sub>OLAV1</sub>	-	4	mA	*9																																																													
	I <sub>OLAV2</sub>	-	12	mA	*10																																																													
"H" level average output current <sup>*4</sup>	I <sub>OHAV1</sub>	-	-4	mA	*9																																																													
	I <sub>OHAV2</sub>	-	-12	mA	*10																																																													