



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, EBI/EMI, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1.0625MB (1.0625M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 48x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f526ksbpmc-gsk5e2

Product lineup comparison 100 pins

	MB91F522F	MB91F523F	MB91F524F	MB91F525F	MB91F526F
System Clock	On chip PLL Clock multiple method				
Minimum instruction execution time	12.5ns (80MHz)				
Flash Capacity (Program)	(256+64)KB	(384+64)KB	(512+64)KB	(768+64)KB	(1024+64)KB
Flash Capacity (Data)	64KB				
RAM Capacity	(48+8)KB	(64+8)KB	(96+8)KB	(128+8)KB	
External BUS I/F (22address/16data/4cs)	None				
DMA Transfer	16ch				
16-bit Base Timer	1ch				
Free-run Timer	16bit×3ch, 32bit×3ch				
Input capture	16bit×4ch, 32bit×6ch				
Output Compare	16bit×6ch, 32bit×6ch				
16-bit Reload Timer	8ch				
PPG	16bit×34ch				
Up/down Counter	2ch				
Clock Supervisor	Yes				
External Interrupt	8ch×2units				
A/D converter	12bit×21ch (1unit), 12bit×16ch (1unit)				
D/A converter (8bit)	2ch				
Multi-Function Serial Interface	12ch ^{*1}				
CAN	64msg×2ch/128msg×1ch				
Hardware Watchdog Timer	Yes				
CRC Formation	Yes				
Low-voltage detection reset	Yes				
Flash Security	Yes				
ECC Flash/WorkFlash	Yes				
ECC RAM	Yes				
Memory Protection Function (MPU)	Yes				
Floating point arithmetic (FPU)	Yes				
Real Time Clock (RTC)	Yes				
General-purpose port (#GPIOs)	76 ports				
SSCG	Yes				
Sub clock	Yes				
CR oscillator	Yes				
NMI request function	Yes				
OCD (On Chip Debug)	Yes				
TPU (Timing Protection Unit)	Yes				
Key code register	Yes				
Waveform generator	6ch				
Operation guaranteed temperature (T _A)	-40°C to +125°C				
Power supply	2.7V to 5.5V ^{*2}				
Package	LQI100				

*1: Only channel 5, channel 6, channel 7, channel 8 and channel 11 support the I2C (standard mode).

*2: The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.

Product lineup comparison 144 pins

	MB91F522K	MB91F523K	MB91F524K	MB91F525K	MB91F526K
System Clock	On chip PLL Clock multiple method				
Minimum instruction execution time	12.5ns (80MHz)				
Flash Capacity (Program)	(256+64)KB	(384+64)KB	(512+64)KB	(768+64)KB	(1024+64)KB
Flash Capacity (Data)	64KB				
RAM Capacity	(48+8)KB	(64+8)KB	(96+8)KB	(128+8)KB	
External BUS I/F (22address/16data/4cs)	Yes				
DMA Transfer	16ch				
16-bit Base Timer	2ch				
Free-run Timer	16bit×3ch, 32bit×3ch				
Input capture	16bit×4ch, 32bit×6ch				
Output Compare	16bit×6ch, 32bit×6ch				
16-bit Reload Timer	8ch				
PPG	16bit×44ch				
Up/down Counter	2ch				
Clock Supervisor	Yes				
External Interrupt	8ch×2units				
A/D converter	12bit×32ch (1unit), 12bit×16ch (1unit)				
D/A converter (8bit)	2ch				
Multi-Function Serial Interface	12ch ^{*1}				
CAN	64msg×2ch/128msg×1ch				
Hardware Watchdog Timer	Yes				
CRC Formation	Yes				
Low-voltage detection reset	Yes				
Flash Security	Yes				
ECC Flash/WorkFlash	Yes				
ECC RAM	Yes				
Memory Protection Function (MPU)	Yes				
Floating point arithmetic (FPU)	Yes				
Real Time Clock (RTC)	Yes				
General-purpose port (#GPIOs)	120 ports				
SSCG	Yes				
Sub clock	Yes				
CR oscillator	Yes				
NMI request function	Yes				
OCD (On Chip Debug)	Yes				
TPU (Timing Protection Unit)	Yes				
Key code register	Yes				
Waveform generator	6ch				
Operation guaranteed temperature (T _A)	-40°C to +125°C				
Power supply	2.7V to 5.5V ^{*2}				
Package	LQS144, LQN144				


*1: Only channel 3 and channel 4 support the I²C (fast mode/standard mode).

Only channel 5, channel 6, channel 7, channel 8, channel 10 and channel 11 support the I²C (standard mode).

*2: The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.

MB91F52xJ

MB91F522J, MB91F523J, MB91F524J, MB91F525J, MB91F526J



* In a single clock product, pin 102 and pin 103 are the general-purpose ports.

Pin no.						Pin Name	Polarity	I/O circuit types*8	Function*9
64	80	100	120	144	176				
13 *1	15 *1	19 *1	22 *1	25	31	P042	-	B	General-purpose I/O port
						A12 *2, *3, *4, *5	-		External bus/Address bit12 output
						SOT9_0	-		Multi-function serial ch.9 serial data output (0)
						AN47	-		ADC analog 47 input
						ICU8_1	-		Input capture ch.8 input (1)
						TRG0_1	-		PPG trigger 0 input (1)
						ZIN1_0	-		U/D counter ch.1 ZIN input (0)
-	-	20 *1	23 *1	26	32	P043	-	A	General-purpose I/O port
						A13 *4, *5	-		External bus/Address bit13 output (0)
						ICU7_1	-		Input capture ch.7 input (1)
						TRG1_1	-		PPG trigger 1 input (1)
-	16 *1	21 *1	24 *1	27	33	P044	-	A	General-purpose I/O port
						A14 *3, *4, *5	-		External bus/Address bit14 output (0)
						SCS9_0	-		Serial chip select 9 I/O (0)
						ICU6_1	-		Input capture ch.6 input (1)
						TRG2_1	-		PPG trigger 2 input (1)
14 *1	17 *1	22 *1	25 *1	28	34	P045	-	G	General-purpose I/O port
						A15 *2, *3, *4, *5	-		External bus/Address bit15 output (0)
						SCK9_0	-		Multi-function serial ch.9 clock I/O (0)
						AN46	-		ADC analog 46 input
						ICU5_1	-		Input capture ch.5 input (1)
						TRG3_1	-		PPG trigger 3 input (1)
						TOT1_2	-		Reload timer ch.1 output (2)
-	-	-	26 *1	29	35	P046	-	A	General-purpose I/O port
						A16 *5	-		External bus/Address bit16 output (0)
						ICU4_1	-		Input capture ch.4 input (1)
						TRG4_1	-		PPG trigger 4 input (1)
-	-	-	-	-	36	P176	-	A	General-purpose I/O port
						TRG10_0	-		PPG trigger 10 input (0)
15 *1	18 *1	23 *1	27 *1	30	37	P047	-	B	General-purpose I/O port
						A17 *2, *3, *4, *5	-		External bus/Address bit17 output (0)
						AN45	-		ADC analog 45 input
						TRG8_0	-		PPG trigger 8 input (0)
						TIN3_2	-		Reload timer ch.3 event input (2)
						SOT0_1	-		Multi-function serial ch.0 serial data output (1)
-	-	-	-	-	38	P177	-	A	General-purpose I/O port
						TRG11_0	-		PPG trigger 11 input (0)

Pin no.						Pin Name	Polarity	I/O circuit types*8	Function*9
64	80	100	120	144	176				
-	-	-	113 *1	133	161	P002	-	F	General-purpose I/O port
						D18 *5	-		External bus data bit18 I/O
						SCK1_0	-		Multi-function serial ch.1 clock I/O (0)
						TIOB0_1	-		TIOB input of Base timer ch.0 (1)
-	76 *1	96 *1	114 *1	134	162	P003	-	F	General-purpose I/O port
						D19 *3, *4, *5	-		External bus data bit19 I/O
						SIN2_0	-		Multi-function serial ch.2 serial data input (0)
						TIOB1_1	-		TIOB input of Base timer ch.1 (1)
						INT3_0	-		INT3 External interrupt input (0)
-	-	-	-	135	163	P004	-	A	General-purpose I/O port
						D20	-		External bus data bit20 I/O (0)
						SOT2_0	-		Multi-function serial ch.2 serial data output (0)
-	-	-	-	-	164	P164	-	A	General-purpose I/O port
						PPG32_1	-		PPG ch.32 output (1)
61 *1	77 *1	97 *1	115 *1	136 *1	165 *1	P005	-	F	General-purpose I/O port
						D21 *2, *3, *4, *5	-		External bus data bit21 I/O (0)
						SCK2_0 *2	-		Multi-function serial ch.2 clock I/O (0)
						ADTG0_1	-		A/D converter external trigger input 0 (1)
						INT7_1	-		INT7 External interrupt input (1)
						RX2(64) *4, *5, *6, *7	-		CAN reception data 2 input
-	-	-	-	-	166	P165	-	A	General-purpose I/O port
						PPG33_1	-		PPG ch.33 output (1)
62 *1	78 *1	98 *1	116 *1	137 *1	167 *1	P006	-	A	General-purpose I/O port
						D22 *2, *3, *4, *5	-		External bus data bit22 I/O (0)
						SCS2_0 *2	-		Serial chip select 2 I/O (0)
						ADTG1_1	-		A/D converter external trigger input 1 (1)
						INT2_1	-		INT2 External interrupt input (1)
						TX2(64) *4, *5, *6, *7	-		CAN transmission data 2 output
-	-	-	117 *1	138	168	P007	-	A	General-purpose I/O port
						D23 *5	-		External bus data bit23 I/O
-	-	-	-	-	169	P166	-	A	General-purpose I/O port
						PPG34_1	-		PPG ch.34 output (1)
-	-	-	118 *1	139	170	P010	-	A	General-purpose I/O port
						D24 *5	-		External bus data bit24 I/O

■ Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

■ Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

■ Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

■ Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

■ Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

■ Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

■ Crystal oscillation circuit

An external noise to the X0 or X1 pin may cause a device malfunction. The printed circuit board must be designed to lay out X0 and X1 pins, crystal oscillator (or ceramic resonator), and the bypass capacitor to be grounded to the close position to the device.

The printed circuit board artwork is recommended to surround the X0 and X1 pins by ground circuits.

■ Mode pins (MD1, MD0)

Connect the MD1 and MD0 mode pins to the VCC or VSS pin directly. To prevent an erroneous selection of test mode caused by the noise, reduce the pattern length between each mode pin and VCC or VSS pin on the printed circuit board. Also, use the low-impedance pin connection.

■ During power-on

To prevent a malfunction of the voltage step-down circuit built in the device, the voltage rising must be monotonic during power-on.

■ Notes during PLL clock operation

When the PLL clock is selected and if the oscillator is disconnected or if the input is stopped, this clock may continue to operate at the free running frequency of the self-oscillator circuit built in the PLL clock. This operation is not guaranteed.

■ Treatment of A/D converter power supply pins

Connect the pins to have $AVCC=AVRH=VCC$ and $AVSS/AVRL=VSS$ even if the A/D converter is not used.

■ Notes on using external clock

An external clock is not supported. None of the external direct clock input can be used for both main clock and sub clock.

■ Power-on sequence of A/D converter analog inputs

Be sure to turn on the digital power supply (Vcc) first, and then turn on the A/D converter power supplies (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN47). Also, turn off the A/D converter power supplies and analog inputs first, and then turn off the digital power supply (Vcc). When the AVRH pin voltage is turned on or off, it must not exceed AVCC. Even if a common analog input pin is used as an input port, its input voltage must not exceed AVcc. (However, the analog power supply and digital power supply can be turned on or off simultaneously.)

■ Treatment of C pin

This device contains a voltage step-down circuit. A capacitor must always be connected to the C pin to assure the internal stabilization of the device. For the standard values, see the "Recommended Operating Conditions" of the latest data sheet.

Note: Please see the latest data sheet for a detailed specification of the operation voltage.

■ Function switching of a multiplexed port

To switch between the port function and the multiplexed pin function, use the PFR (port function register). However, if a pin is also used for an external bus, its function is switched by the external bus setting. For details, see "I/O PORTS" in the hardware manual.

■ Low-power consumption mode


To transit to the sleep mode, watch mode, stop mode, watch mode(power-off) or stop mode(power-off), follow the procedure explained in "Activating the sleep mode, watch mode, or stop mode" or "Activating the watch mode (power-off) or stop mode(power-off)" of "POWER CONSUMPTION CONTROL" in the hardware manual.

Take the following notes when using a monitor debugger.

- Do not set a break point for the low-power consumption transition program.
- Do not execute an operation step for the low-power consumption transition program.

7. Block Diagram

MB91F522B, MB91F523B, MB91F524B, MB91F525B, MB91F526B



Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
00158 _H	ADRCSS32[R/W] B,H,W 00000000	ADRCSS33[R/W] B,H,W 00000000	ADRCSS34[R/W] B,H,W 00000000	ADRCSS35[R/W] B,H,W 00000000	12-bit A/D converter 2/2 unit
00158 _{C_H}	ADRCSS36[R/W] B,H,W 00000000	ADRCSS37[R/W] B,H,W 00000000	ADRCSS38[R/W] B,H,W 00000000	ADRCSS39[R/W] B,H,W 00000000	
00159 _H	ADRCSS40[R/W] B,H,W 00000000	ADRCSS41[R/W] B,H,W 00000000	ADRCSS42[R/W] B,H,W 00000000	ADRCSS43[R/W] B,H,W 00000000	
00159 _{4_H}	ADRCSS44[R/W] B,H,W 00000000	ADRCSS45[R/W] B,H,W 00000000	ADRCSS46[R/W] B,H,W 00000000	ADRCSS47[R/W] B,H,W 00000000	
00159 _{8_H} to 0015A _{4_H}	—	—	—	—	Reserved
0015A _{8_H}	ADRCOT1 [R] B,H,W ----- 00000000 00000000				12-bit A/D converter 2/2 unit
0015A _{C_H}	ADRCIF1 [R,W] B,H,W ----- 00000000 00000000				
0015B _{0_H}	ADSCANS1 [R/W] B,H,W 000-----	—	—	—	
0015B _{4_H}	ADNCS16 [R/W] B,H,W 0-000-00	ADNCS17 [R/W] B,H,W 0-000-00	ADNCS18 [R/W] B,H,W 0-000-00	ADNCS19 [R/W] B,H,W 0-000-00	
0015B _{8_H}	ADNCS20 [R/W] B,H,W 0-000-00	ADNCS21 [R/W] B,H,W 0-000-00	ADNCS22 [R/W] B,H,W 0-000-00	ADNCS23 [R/W] B,H,W 0-000-00	
0015B _{C_H}	—	—	—	—	
0015C _{0_H}	—	—	—	—	12-bit A/D converter 2/2 unit
0015C _{4_H}	ADPRTF1 [R] B,H,W ----- 00000000 00000000				
0015C _{8_H}	ADEOCF1 [R] B,H,W ----- 11111111 11111111				
0015C _{C_H}	ADCS1 [R] B,H,W 0-----		ADCH1 [R] B,H,W ---00000	ADMD1 [R/W] B,H,W 0---0000	
0015D _{0_H}	ADSTPCS8 [R/W] B,H,W 00000000	ADSTPCS9 [R/W] B,H,W 00000000	ADSTPCS10 [R/W] B,H,W 00000000	ADSTPCS11 [R/W] B,H,W 00000000	
0015D _{4_H} to 00174 _{C_H}	—	—	—	—	Reserved

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001750 _H	SCR0/(IBCR0)[R/W] B,H,W 0--00000	SMR0[R/W] B,H,W 000-00-0	SSR0[R/W] B,H,W 0-000011	ESCR0/(IBSR0)[R/W]] B,H,W 00000000	Multi-UART0 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I ² C mode is not set immediately after reset. *3: Reserved because CSIO mode is not set immediately after reset. *4: Reserved because LIN2.1 mode is not set immediately after reset.
001754 _H	— /(RDR10/(TDR10))[R/W] B,H,W ----- ^{*3}		RDR00/(TDR00)[R/W] B,H,W -----0 00000000 ^{*1}		
001758 _H	SACSR0[R/W] B,H,W 0----000 00000000		STMR0[R] B,H,W 00000000 00000000		
00175C _H	STMCR0[R/W] B,H,W 00000000 00000000		— /(SCSCR0/SFUR0)[R/W] B,H,W ----- ^{*3} ^{*4}		
001760 _H	— /(SCSTR30)/ (LAMSR0) [R/W] B,H,W ----- ^{*3}	— /(SCSTR20)/ (LAMCR0) [R/W] B,H,W ----- ^{*3}	— /(SCSTR10)/ (SFLR10) [R/W] B,H,W ----- ^{*3}	— /(SCSTR00)/ (SFLR00) [R/W] B,H,W ----- ^{*3}	
001764 _H	—	— /(SCSFR20) [R/W] B,H,W ----- ^{*3}	— /(SCSFR10) [R/W] B,H,W ----- ^{*3}	— /(SCSFR00) [R/W] B,H,W ----- ^{*3}	
001768 _H	—/(TBYTE30)/ (LAMESR0) [R/W] B,H,W ----- ^{*3}	—/(TBYTE20)/ (LAMERT0) [R/W] B,H,W ----- ^{*3}	—/(TBYTE10)/ (LAMIER0) [R/W] B,H,W ----- ^{*3}	TBYTE00/(LAMRID0) / (LAMTID0) [R/W] B,H,W 00000000	
00176C _H	BGR0[R/W] H, W 00000000 00000000		— /(ISMK0) [R/W] B,H,W ----- ^{*2}	— /(ISBA0) [R/W] B,H,W ----- ^{*2}	
001770 _H	FCR10[R/W] B,H,W ---00100	FCR00[R/W] B,H,W -0000000	FBYTE0[R/W] B,H,W 00000000 00000000		
001774 _H	FTICR0[R/W] B,H,W 00000000 00000000		—	—	
001778 _H	SCR1/(IBCR1) [R/W] B,H,W 0--00000	SMR1[R/W] B,H,W 000-00-0	SSR1[R/W] B,H,W 0-000011	ESCR1/(IBSR1)[R/W]] B,H,W 00000000	Multi-UART1
00177C _H	— /(RDR11/(TDR11))[R/W] B,H,W ----- ^{*3}		RDR01/(TDR01)[R/W] B,H,W -----0 00000000 ^{*1}		
001780 _H	SACSR1[R/W] B,H,W 0----000 00000000		STMR1[R] B,H,W 00000000 00000000		Multi-UART1 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I ² C mode is not set immediately after reset.
001784 _H	STMCR1[R/W] B,H,W 00000000 00000000		— /(SCSCR1/SFUR1)[R/W] B,H,W ----- ^{*3} ^{*4}		
001788 _H	— /(SCSTR31)/ (LAMSR1) [R/W] B,H,W ----- ^{*3}	— /(SCSTR21)/ (LAMCR1) [R/W] B,H,W ----- ^{*3}	— /(SCSTR11)/ (SFLR11) [R/W] B,H,W ----- ^{*3}	— /(SCSTR01)/ (SFLR01) [R/W] B,H,W ----- ^{*3}	
00178C _H	—	— /(SCSFR21)[R/W] B,H,W ----- ^{*3}	— /(SCSFR11) [R/W] B,H,W ----- ^{*3}	— /(SCSFR01) [R/W] B,H,W ----- ^{*3}	

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
002150 _H	IF2DTA11 [R/W] B,H,W 00000000 00000000		IF2DTA21 [R/W] B,H,W 00000000 00000000		CAN1 (64msb)
002154 _H	IF2DTB11 [R/W] B,H,W 00000000 00000000		IF2DTB21 [R/W] B,H,W 00000000 00000000		
002158 _H	—	—	—	—	
00215C _H	—	—	—	—	
002160 _H , 002164 _H	Reserved (IF2 data mirror)				
002168 _H to 00217C _H	—				
002180 _H	TREQR21 [R] B,H,W 00000000 00000000		TREQR11 [R] B,H,W 00000000 00000000		
002184 _H	TREQR41 [R] B,H,W 00000000 00000000		TREQR31 [R] B,H,W 00000000 00000000		
002188 _H	—	—	—	—	
00218C _H	—	—	—	—	
002190 _H	NEWDT21 [R] B,H,W 00000000 00000000		NEWDT11 [R] B,H,W 00000000 00000000		
002194 _H	NEWDT41 [R] B,H,W 00000000 00000000		NEWDT31 [R] B,H,W 00000000 00000000		
002198 _H	—	—	—	—	
00219C _H	—	—	—	—	
0021A0 _H	INTPND21 [R] B,H,W 00000000 00000000		INTPND11 [R] B,H,W 00000000 00000000		
0021A4 _H	INTPND41 [R] B,H,W 00000000 00000000		INTPND31 [R] B,H,W 00000000 00000000		
0021A8 _H	—	—	—	—	
0021AC _H	—	—	—	—	
0021B0 _H	MSGVAL21 [R] B,H,W 00000000 00000000		MSGVAL11 [R] B,H,W 00000000 00000000		
0021B4 _H	MSGVAL41 [R] B,H,W 00000000 00000000		MSGVAL31 [R] B,H,W 00000000 00000000		
0021B8 _H	—	—	—	—	
0021BC _H	—	—	—	—	

120 pins


Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexadecimal				
Reset	0	0	-	3FC _H	000FFFFC _H	-
System reserved	1	1	-	3F8 _H	000FFFF8 _H	-
System reserved	2	2	-	3F4 _H	000FFFF4 _H	-
System reserved	3	3	-	3F0 _H	000FFFF0 _H	-
System reserved	4	4	-	3EC _H	000FFFE4 _H	-
FPU exception	5	5	-	3E8 _H	000FFFE8 _H	-
Exception of instruction access protection violation	6	6	-	3E4 _H	000FFFE4 _H	-
Exception of data access protection violation	7	7	-	3E0 _H	000FFFE0 _H	-
Data access error interrupt	8	8	-	3DC _H	000FFFD4 _H	-
INTE instruction	9	9	-	3D8 _H	000FFFD8 _H	-
Instruction break	10	0A	-	3D4 _H	000FFFD4 _H	-
System reserved	11	0B	-	3D0 _H	000FFFD0 _H	-
System reserved	12	0C	-	3CC _H	000FFFC4 _H	-
System reserved	13	0D	-	3C8 _H	000FFFC8 _H	-
Exception of invalid instruction	14	0E	-	3C4 _H	000FFFC4 _H	-
NMI request	15	0F	15 (F _H) Fixed	3C0 _H	000FFFC0 _H	-
Error generation during internal bus diagnosis						
XBS RAM double-bit error generation						
Backup RAM double-bit error generation						
TPU violation	16	10	ICR00	3BC _H	000FFFB4 _H	0
External interrupt 0-7						
External interrupt 8-15						
External low-voltage detection interrupt						
Reload timer 0/1/4/5	17	11	ICR01	3B8 _H	000FFFB8 _H	1* ⁷
Reload timer 2/3/6/7	18	12	ICR02	3B4 _H	000FFFB4 _H	2* ²
	19	13	ICR03	3B0 _H	000FFFB0 _H	3* ²
Multi-function serial interface ch.0 (reception completed)	20	14	ICR04	3AC _H	000FFFA4 _H	4* ¹
Multi-function serial interface ch.0 (status)						
Multi-function serial interface ch.0 (transmission completed)	21	15	ICR05	3A8 _H	000FFFA8 _H	5* ¹
Multi-function serial interface ch.1 (reception completed)	22	16	ICR06	3A4 _H	000FFFA4 _H	6* ¹
Multi-function serial interface ch.1 (status)						
Multi-function serial interface ch.1 (transmission completed)	23	17	ICR07	3A0 _H	000FFFA0 _H	7* ¹
Multi-function serial interface ch.2 (reception completed)	24	18	ICR08	39C _H	000FFF9C _H	8* ¹
Multi-function serial interface ch.2 (status)						
Multi-function serial interface ch.2 (transmission completed)	25	19	ICR09	398 _H	000FFF98 _H	9* ¹
Multi-function serial interface ch.3 (reception completed)	26	1A	ICR10	394 _H	000FFF94 _H	10* ¹
Multi-function serial interface ch.3 (status)						

*8: It is a standard when four-layer substrate is used.

*9: Corresponding pins: General-purpose ports other than those of P103, P104, P105 and P106.

*10: Corresponding pins: General-purpose ports of P103, P104, P105 and P106.

Sample Recommended Circuit



<WARNING>

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

Recommended operating conditions

(V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V _{CC} , AV _{CC}	4.5	5.5	V	Recommended operation guarantee range (When 5.0V is used)
		3.0	3.6	V	Recommended operation guarantee range (When 3.3V is used)
		2.7	5.5	V	Operation guarantee range ^{*1}
Smoothing capacitor ^{*2}	C _S	4.7 (tolerance within ±50%)		μF	Use a ceramic capacitor or a capacitor that has the similar frequency characteristics. Use a capacitor with a capacitance greater than C _S as the smoothing capacitor on the VCC pin.
Operating temperature	T _A	-40	+105	°C	
		-40	+125	°C	*3

*1: When it is used outside recommended operation guarantee range (range of the operation guarantee), contact your sales representative.

The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the

(4-1-2) Bit setting: SMR: MD2=0, SMR: MD1=1, SMR : MD0=0, SMR: SCINV=1, SCR:SPI=0

(T_A: -40°C to +125°C, V_{CC}=AV_{CC}=5.0V ± 10%/V_{CC}=AV_{CC}=3.3V±0.3V, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t _{SCYC}	SCK0 to SCK11	-	4t _{CPP}	-	ns	Internal shift mode clock output pin : C _L =50pF
SCK ↑ → SOT delay time	t _{SHOVI}	SCK0 to SCK2, SCK5 to SCK11 SOT0 to SOT2, SOT5 to SOT11		-30	30	ns	
		SCK3 , SCK4 SOT3 , SOT4		-300	300	ns	
Valid SIN → SCK ↓ setup time	t _{IVSLI}	SCK0 to SCK2, SCK5 to SCK11 SIN0 to SIN2, SIN5 to SIN11		34	-	ns	
		SCK3 , SCK4 SIN3, SIN4		300	-	ns	
SCK ↓ → Valid SIN hold time	t _{SLIXI}	SCK0 to SCK11 SIN0 to SIN11		0	-	ns	
Serial clock "H"pulse width	t _{SHSL}	SCK0 to SCK11	-	t _{CPP} +10	-	ns	External shift mode clock output pin: C _L =50pF
Serial clock "L" pulse width	t _{SLSH}			2t _{CPP} -1 0	-	ns	
SCK ↑ → SOT delay time	t _{SHOVE}	SCK0 to SCK2, SCK5 to SCK11 SOT0 to SOT2, SOT5 to SOT11		-	33	ns	
		SCK3 , SCK4 SOT3 , SOT4		-	300	ns	
Valid SIN → SCK ↓ setup time	t _{IVSLE}	SCK0 to SCK11 SIN0 to SIN11		10	-	ns	
SCK ↓ → Valid SIN hold time	t _{SLIXE}			20	-	ns	
SCK fall time	t _F			SCK0 to SCK11	-	5	ns
SCK rise time	t _R	SCK0 to SCK11		-	5	ns	



Notes:

AC characteristic in CLK synchronized mode.

C_L is the load capacitance applied to pins during testing.

The maximum baud rate is limited by internal operation clock used and other parameters. Please use ch.3 and ch.4 with maximum baud rate 400kbps or less.

See Hardware Manual for details.





Part number	Sub clock	CSV Initial value	LVD Initial value	Package* ²
MB91F526BWBPMC1	Yes	ON	ON	LQD • 64 pin, Plastic
MB91F526BYBPMC1			OFF	
MB91F526BJBPMC1		OFF	ON	
MB91F526BLBPMC1			OFF	
MB91F525BWBPMC1		ON	ON	
MB91F525BYBPMC1			OFF	
MB91F525BJBPMC1		OFF	ON	
MB91F525BLBPMC1			OFF	
MB91F524BWBPMC1		ON	ON	
MB91F524BYBPMC1			OFF	
MB91F524BJBPMC1		OFF	ON	
MB91F524BLBPMC1			OFF	
MB91F523BWBPMC1		ON	ON	
MB91F523BYBPMC1			OFF	
MB91F523BJBPMC1		OFF	ON	
MB91F523BLBPMC1			OFF	
MB91F522BWBPMC1		ON	ON	
MB91F522BYBPMC1			OFF	
MB91F522BJBPMC1		OFF	ON	
MB91F522BLBPMC1			OFF	
MB91F526BSBPMC1	None	ON	ON	
MB91F526BUBPMC1			OFF	
MB91F526BHBPMC1		OFF	ON	
MB91F526BKBPMC1			OFF	
MB91F525BSBPMC1		ON	ON	
MB91F525BUBPMC1			OFF	
MB91F525BHBPMC1		OFF	ON	
MB91F525BKBPMC1			OFF	
MB91F524BSBPMC1		ON	ON	
MB91F524BUBPMC1			OFF	
MB91F524BHBPMC1		OFF	ON	
MB91F524BKBPMC1			OFF	
MB91F523BSBPMC1		ON	ON	
MB91F523BUBPMC1			OFF	
MB91F523BHBPMC1		OFF	ON	
MB91F523BKBPMC1			OFF	
MB91F522BSBPMC1		ON	ON	
MB91F522BUBPMC1			OFF	
MB91F522BHBPMC1		OFF	ON	
MB91F522BKBPMC1			OFF	

*¹: It is only supported for customers who have already adopted it now. We do not recommend adopting new products.

*²: For details of the package, see "■ PACKAGE DIMENSIONS".

16. Ordering Information MB91F52xxxE

Part number	Sub clock	CSV Initial value	LVD Initial value	Package*
MB91F526LWEPMC	Yes	ON	ON	LQP • 176 pin, Plastic
MB91F526LJEPMC		OFF	ON	
MB91F525LWEPMC		ON	ON	
MB91F525LJEPMC		OFF	ON	
MB91F524LWEPMC		ON	ON	
MB91F524LJEPMC		OFF	ON	
MB91F523LWEPMC		ON	ON	
MB91F523LJEPMC		OFF	ON	
MB91F522LWEPMC		ON	ON	
MB91F522LJEPMC		OFF	ON	
MB91F526LSEPMC	None	ON	ON	
MB91F526LHEPMC		OFF	ON	
MB91F525LSEPMC		ON	ON	
MB91F525LHEPMC		OFF	ON	
MB91F524LSEPMC		ON	ON	
MB91F524LHEPMC		OFF	ON	
MB91F523LSEPMC		ON	ON	
MB91F523LHEPMC		OFF	ON	
MB91F522LSEPMC		ON	ON	
MB91F522LHEPMC		OFF	ON	
MB91F526KWEPMC	Yes	ON	ON	LQS • 144 pin, (Lead pitch 0.5mm) Plastic
MB91F526KJEPMC		OFF	ON	
MB91F525KWEPMC		ON	ON	
MB91F525KJEPMC		OFF	ON	
MB91F524KWEPMC		ON	ON	
MB91F524KJEPMC		OFF	ON	
MB91F523KWEPMC		ON	ON	
MB91F523KJEPMC		OFF	ON	
MB91F522KWEPMC		ON	ON	
MB91F522KJEPMC		OFF	ON	
MB91F526KSEPMC	None	ON	ON	
MB91F526KHEPMC		OFF	ON	
MB91F525KSEPMC		ON	ON	
MB91F525KHEPMC		OFF	ON	
MB91F524KSEPMC		ON	ON	
MB91F524KHEPMC		OFF	ON	
MB91F523KSEPMC		ON	ON	
MB91F523KHEPMC		OFF	ON	
MB91F522KSEPMC		ON	ON	
MB91F522KHEPMC		OFF	ON	

Page	Section	Change Results
14	■ Pin Assignment MB91F52xD	Signals indicated by the shading below deleted in Figure. - Left side  ↓ 

Page	Section	Change Results						
19	■PIN Description	(Continued) (Correct)						
		Pin no.						Pin Name
		64	80	100	120	144	176	
		-	-	-	-	2	2	P015
								D29
								TRG0_0
		-	-	-	-	3	3	P016
								D30
								TRG1_0
		-	-	-	-	-	4	P170
								PPG36_1
		-	-	-	-	4	5	P017
								D31
								TRG2_0
		-	-	-	-	-	6	P171
								PPG37_1
								P020
		2 ^{*1}	2 ^{*1}	2 ^{*1}	2 ^{*1}	5	7	ASX ^{*2, *3, *4, *5}
								SIN3_1
								TRG3_0
								TIN0_2
								RTO5_1
		-	-	-	3 ^{*1}	6	8	P021
								CS0X ^{*5}
								SOT3_1
								TRG6_1
								TRG4_0
		-	-	-	4 ^{*1}	7	9	P022
								CS1X ^{*5}
								SCK3_1
								TRG7_1
								TRG5_0
		-	-	-	5 ^{*1}	8	10	P023
								RDX ^{*5}
								SCS3_1
								PPG32_0
								TIN0_0
		3 ^{*1}	3 ^{*1}	3 ^{*1}	6 ^{*1}	9	11	P024
								WR0X ^{*2, *3, *4, *5}
								SIN4_1
						PPG24_0		
						TIN1_0		
						RTO4_1		
						INT15_0		

Page	Section	Change Results																																																																																																																																																						
29	■PIN Description	A List of "Pin Description" modified.																																																																																																																																																						
		(Error) <table><tr><th colspan="6">Pin no.</th><th rowspan="2">Pin Name</th></tr><tr><th>64</th><th>80</th><th>100</th><th>120</th><th>144</th><th>176</th></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>34</td><td>42</td><td>52</td><td>62</td><td>77</td><td>96</td><td>P093</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>TX0_1</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>SIN11_0</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>AN7</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>ICU4_2</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>PPG16_1</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>ICU3_0</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>TOT2_1</td></tr></table> (Correct) <table><tr><th colspan="6">Pin no.</th><th rowspan="2">Pin Name</th></tr><tr><th>64</th><th>80</th><th>100</th><th>120</th><th>144</th><th>176</th></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>34^{*1}</td><td>42^{*1}</td><td>52</td><td>62</td><td>77</td><td>96</td><td>P093</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>TX0_1</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>SIN11_0</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>AN7</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>ICU4_2</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>PPG16_1</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>ICU3_0</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td>TOT2_1^{*2,*3}</td></tr></table>	Pin no.						Pin Name	64	80	100	120	144	176								34	42	52	62	77	96	P093							TX0_1							SIN11_0							AN7							ICU4_2							PPG16_1							ICU3_0							TOT2_1	Pin no.						Pin Name	64	80	100	120	144	176								34 ^{*1}	42 ^{*1}	52	62	77	96	P093							TX0_1							SIN11_0							AN7							ICU4_2							PPG16_1							ICU3_0					
Pin no.						Pin Name																																																																																																																																																		
64	80	100	120	144	176																																																																																																																																																			
34	42	52	62	77	96	P093																																																																																																																																																		
						TX0_1																																																																																																																																																		
						SIN11_0																																																																																																																																																		
						AN7																																																																																																																																																		
						ICU4_2																																																																																																																																																		
						PPG16_1																																																																																																																																																		
						ICU3_0																																																																																																																																																		
						TOT2_1																																																																																																																																																		
Pin no.						Pin Name																																																																																																																																																		
64	80	100	120	144	176																																																																																																																																																			
34 ^{*1}	42 ^{*1}	52	62	77	96	P093																																																																																																																																																		
						TX0_1																																																																																																																																																		
						SIN11_0																																																																																																																																																		
						AN7																																																																																																																																																		
						ICU4_2																																																																																																																																																		
						PPG16_1																																																																																																																																																		
						ICU3_0																																																																																																																																																		
						TOT2_1 ^{*2,*3}																																																																																																																																																		