



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, EBI/EMI, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	152
Program Memory Size	1.0625MB (1.0625M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 48x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f526lkcpmc-gtk5e2

Product lineup comparison 120 pins

	MB91F522J	MB91F523J	MB91F524J	MB91F525J	MB91F526J
System Clock	On chip PLL Clock multiple method				
Minimum instruction execution time	12.5ns (80MHz)				
Flash Capacity (Program)	(256+64)KB	(384+64)KB	(512+64)KB	(768+64)KB	(1024+64)KB
Flash Capacity (Data)	64KB				
RAM Capacity	(48+8)KB	(64+8)KB	(96+8)KB	(128+8)KB	
External BUS I/F (22address/16data/4cs)	None				
DMA Transfer	16ch				
16-bit Base Timer	2ch				
Free-run Timer	16bit×3ch, 32bit×3ch				
Input capture	16bit×4ch, 32bit×6ch				
Output Compare	16bit×6ch, 32bit×6ch				
16-bit Reload Timer	8ch				
PPG	16bit×38ch				
Up/down Counter	2ch				
Clock Supervisor	Yes				
External Interrupt	8ch×2units				
A/D converter	12bit×26ch (1unit), 12bit×16ch (1unit)				
D/A converter (8bit)	2ch				
Multi-Function Serial Interface	12ch ^{*1}				
CAN	64msg×2ch/128msg×1ch				
Hardware Watchdog Timer	Yes				
CRC Formation	Yes				
Low-voltage detection reset	Yes				
Flash Security	Yes				
ECC Flash/WorkFlash	Yes				
ECC RAM	Yes				
Memory Protection Function (MPU)	Yes				
Floating point arithmetic (FPU)	Yes				
Real Time Clock (RTC)	Yes				
General-purpose port (#GPIOs)	96 ports				
SSCG	Yes				
Sub clock	Yes				
CR oscillator	Yes				
NMI request function	Yes				
OCD (On Chip Debug)	Yes				
TPU (Timing Protection Unit)	Yes				
Key code register	Yes				
Waveform generator	6ch				
Operation guaranteed temperature (T_A)	-40°C to +125°C				
Power supply	2.7V to 5.5V ^{*2}				
Package	LQM120				

*1: Only channel 3 and channel 4 support the I²C (fast mode/standard mode).


Only channel 5, channel 6, channel 7, channel 8 and channel 11 support the I²C (standard mode).

*2: The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.

MB91F52xF


MB91F522F, MB91F523F, MB91F524F, MB91F525F, MB91F526F

(TOP VIEW)



* In a single clock product, pin 86 and pin 87 are the general-purpose ports.

Pin no.						Pin Name	Polarity	I/O circuit types* ⁸	Function* ⁹			
64	80	100	120	144	176							
63 *1	79 *1	99 *1	119 *1	140	171	P011	-	A	General-purpose I/O port			
						WOT	-		RTC output signal			
						D25 * ² , * ³ , * ₄ , * ₅	-		External bus data bit25 I/O			
						SOT2_1 * ²	-		Multi-function serial ch.2 serial data output (1)			
						TIOA0_0 * ² , * ³ , * ⁴	-		TIOA output of Base timer ch.0 (0)			
						INT3_1	-		INT3 External interrupt input (1)			
-	-	-	-	141	172	P012	-	A	General-purpose I/O port			
						D26	-		External bus data bit26 I/O			
						TIOB0_0	-		TIOB input of Base timer ch.0 (0)			
-	-	-	-	-	173	P167	-	A	General-purpose I/O port			
						PPG35_1	-		PPG ch.35 output (1)			
-	-	-	-	142	174	P013	-	A	General-purpose I/O port			
						D27	-		External bus data bit27 I/O			
						TIOA1_0	-		TIOA I/O of Base timer ch.1 (0)			
-	-	-	-	143	175	P014	-	A	General-purpose I/O port			
						D28	-		External bus data bit28 I/O			
						TIOB1_0	-		TIOB input of Base timer ch.1 (0)			
18	23	28	34	40	50	AVCC1	-	-	Analog power supply for AD/DA convertor unit1			
39	47	58	68	84	103	AVCC0	-	-	Analog power supply for AD/DA convertor unit0			
20	25	30	36	42	52	AVRH1	-	-	Upper limit reference voltage for AD convertor unit1			
38	46	57	67	83	102	AVRH0	-	-	Upper limit reference voltage for AD convertor unit0			
21	26	31	37	43	53	AVSS1/ AVRL1	-	-	GND for AD/DA convertor unit1 Lower limit reference voltage for AD convertor unit1			
37	45	56	66	82	101	AVSS0/ AVRL0	-	-	GND for AD/DA convertor unit0 Lower limit reference voltage for AD convertor unit0			
60	74	93	110	130	158	C	-	-	External capacity connection output			
-	20	25	30	36	44	VCC	-	-	+5.0V power supply			
32	40	50	60	72	88							
-	61	76	91	109	133							
64	80	100	120	144	176	VSS	-	-	GND			
1	1	1	1	1	1							
-	21	26	31	37	45							
33	41	51	61	73	89							
-	60	75	90	108	132							
55	69	85	101	120	148							
59	73	92	109	129	157							

MB91F522F, MB91F523F, MB91F524F, MB91F525F, MB91F526F


Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
000CF0 _H	DCCR15 [R/W] W 0----000 --00--00 00000000 0-000000				DMA Controller [S]	
000CF4 _H	DCSR15 [R/W] H 0-----000		DTCR15 [R/W] H 00000000 00000000			
000CF8 _H	DSAR15 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000CFC _H	DDAR15 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000D00 _H to 000DF0 _H	—	—	—	—	Reserved [S]	
000DF4 _H	—	—	DNMIR [R/W] B 0-----0	DILVR [R/W] B ---11111	DMA Controller [S]	
000DF8 _H	DMACR[R/W] W 0-----0-----0-----					
000DFC _H	—	—	—	—	Reserved [S]	
000E00 _H	DDR00 [R/W] B,H,W 00000000	DDR01 [R/W] B,H,W 00000000	DDR02 [R/W] B,H,W 00000000	DDR03 [R/W] B,H,W 00000000	Data Direction Register	
000E04 _H	DDR04 [R/W] B,H,W 00000000	DDR05 [R/W] B,H,W 00000000	DDR06 [R/W] B,H,W 00000000	DDR07 [R/W] B,H,W 00000000		
000E08 _H	DDR08 [R/W] B,H,W 00000000	DDR09 [R/W] B,H,W 00000000	DDR10 [R/W] B,H,W 00000000	DDR11 [R/W] B,H,W 00000000	Data Direction Register	
000E0C _H	DDR12 [R/W] B,H,W 00000000	DDR13 [R/W] B,H,W -00000000	DDR14 [R/W] B,H,W ---000--	DDR15 [R/W] B,H,W --000000		
000E10 _H	—	—	—	—		
000E14 _H	—	—	—	—		
000E18 _H	DDR16 [R/W] B,H,W 00000000	DDR17 [R/W] B,H,W 00000000	DDR18 [R/W] B,H,W 00000000	DDR19 [R/W] B,H,W 00000000		
000E1C _H	—	—	—	—	Reserved	
000E20 _H	PFR00 [R/W] B,H,W 00000000	PFR01 [R/W] B,H,W 00000000	PFR02 [R/W] B,H,W 00000000	PFR03 [R/W] B,H,W 00000000	Port Function Register	
000E24 _H	PFR04 [R/W] B,H,W 00000000	PFR05 [R/W] B,H,W 00000000	PFR06 [R/W] B,H,W 00000000	PFR07 [R/W] B,H,W 00000000		
000E28 _H	PFR08 [R/W] B,H,W 00000000	PFR09 [R/W] B,H,W 00000000	PFR10 [R/W] B,H,W 00000000	PFR11 [R/W] B,H,W 00000000		
000E2C _H	PFR12 [R/W] B,H,W 00000000	PFR13 [R/W] B,H,W -00000000	PFR14 [R/W] B,H,W ---000--	PFR15 [R/W] B,H,W --000000		
000E30 _H	—	—	—	—		
000E34 _H	—	—	—	—		
000E38 _H	PFR16 [R/W] B,H,W 00000000	PFR17 [R/W] B,H,W 00000000	PFR18 [R/W] B,H,W 00000000	PFR19 [R/W] B,H,W 00000000		

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
0012D4 _H	FRS6 [R/W] B,H,W --00--00 --00--00 --00--00 --00--00				16-bit Free-run timer selection A/D activation compare	
0012D8 _H	FRS7 [R/W] B,H,W --00--00 --00--00 --00--00 --00--00					
0012DC _H to 0012FC _H	—	—	—	—	Reserved	
001300 _H	—				Reserved	
001304 _H	ADTSS0[R/W] B,H,W -----0	—	—	—	12-bit A/D converter 1/2 unit	
001308 _H	ADTSE0[R/W] B,H,W 00000000 00000000 00000000 00000000					
00130C _H	ADCOMP0/ADCOMPB0[R/W] H,W 00000000 00000000	ADCOMP1/ADCOMPB1[R/W] H,W 00000000 00000000	12-bit A/D converter 1/2 unit			
001310 _H	ADCOMP2/ADCOMPB2[R/W] H,W 00000000 00000000	ADCOMP3/ADCOMPB3[R/W] H,W 00000000 00000000				
001314 _H	ADCOMP4/ADCOMPB4[R/W] H,W 00000000 00000000	ADCOMP5/ADCOMPB5[R/W] H,W 00000000 00000000				
001318 _H	ADCOMP6/ADCOMPB6[R/W] H,W 00000000 00000000	ADCOMP7/ADCOMPB7[R/W] H,W 00000000 00000000				
00131C _H	ADCOMP8/ADCOMPB8[R/W] H,W 00000000 00000000	ADCOMP9/ADCOMPB9[R/W] H,W 00000000 00000000				
001320 _H	ADCOMP10/ADCOMPB10[R/W] H,W 00000000 00000000	ADCOMP11/ADCOMPB11[R/W] H,W 00000000 00000000				
001324 _H	ADCOMP12/ADCOMPB12[R/W] H,W 00000000 00000000	ADCOMP13/ADCOMPB13[R/W] H,W 00000000 00000000				
001328 _H	ADCOMP14/ADCOMPB14[R/W] H,W 00000000 00000000	ADCOMP15/ADCOMPB15[R/W] H,W 00000000 00000000				
00132C _H	ADCOMP16/ADCOMPB16[R/W] H,W 00000000 00000000	ADCOMP17/ADCOMPB17[R/W] H,W 00000000 00000000				
001330 _H	ADCOMP18/ADCOMPB18[R/W] H,W 00000000 00000000	ADCOMP19/ADCOMPB19[R/W] H,W 00000000 00000000				
001334 _H	ADCOMP20/ADCOMPB20[R/W] H,W 00000000 00000000	ADCOMP21/ADCOMPB21[R/W] H,W 00000000 00000000				
001338 _H	ADCOMP22/ADCOMPB22[R/W] H,W 00000000 00000000	ADCOMP23/ADCOMPB23[R/W] H,W 00000000 00000000				
00133C _H	ADCOMP24/ADCOMPB24[R/W] H,W 00000000 00000000	ADCOMP25/ADCOMPB25[R/W] H,W 00000000 00000000				
001340 _H	ADCOMP26/ADCOMPB26[R/W] H,W 00000000 00000000	ADCOMP27/ADCOMPB27[R/W] H,W 00000000 00000000				

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
0018F0H	— /(SCSTR310)/ (LAMSR10) [R/W] B,H,W ----- ^{*3}	— /(SCSTR210)/ (LAMCR10) [R/W] B,H,W ----- ^{*3}	— /(SCSTR110)/ (SFLR110)[R/W] B,H,W ----- ^{*3}	— /(SCSTR010)/ (SFLR010)[R/W] B,H,W ----- ^{*3}	Multi-UART10 *3: Reserved because CSIO mode is not set immediately after reset. *4: Reserved because LIN2.1 mode is not set immediately after reset.	
0018F4H	—	— /(SCSFR210) [R/W] B,H,W ----- ^{*3}	— /(SCSFR110) [R/W] B,H,W ----- ^{*3}	— /(SCSFR010) [R/W] B,H,W ----- ^{*3}		
0018F8H	—/(TBYTE310)/ (LAMESR10) [R/W] B,H,W ----- ^{*3}	—/(TBYTE210)/ (LAMERT10) [R/W] B,H,W ----- ^{*3}	—/(TBYTE110)/ (LAMIER10) [R/W] B,H,W ----- ^{*3}	TBYTE010/(LAMRID10)/(LAMTID10) [R/W] B,H,W 00000000		
0018FC _H	BGR10[R/W] H, W 00000000 00000000		— /(ISMK10)[R/W] B,H,W ----- ^{*2}	— /(ISBA10)[R/W] B,H,W ----- ^{*2}		
001900H	FCR110[R/W] B,H,W ---00100	FCR010[R/W] B,H,W -0000000	FBYTE10[R/W] B,H,W 00000000 00000000			
001904H	FTICR10[R/W] B,H,W 00000000 00000000		—	—		
001908H	SCR11/(IBCR11) [R/W] B,H,W 0--00000	SMR11[R/W] B,H,W 000-00-0	SSR11[R/W] B,H,W 0-000011	ESCR11/(IBSR11) [R/W] B,H,W 00000000	Multi-UART11 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I ² C mode is not set immediately after reset.	
00190CH	— /(RDR111/(TDR111))[R/W] B,H,W ----- ^{*3}		RDR011/(TDR011)[R/W] B,H,W -----0 00000000 ^{*1}			
001910H	SACSR11[R/W] B,H,W 0---000 00000000		STMR11[R] B,H,W 00000000 00000000			
001914H	STMCR11[R/W] B,H,W 00000000 00000000		— /(SCSCR11/SFUR11)[R/W] B,H,W ----- ^{*3 *4}			
001918H	— /(SCSTR311)/ (LAMSR11) [R/W] B,H,W ----- ^{*3}	— /(SCSTR211)/ (LAMCR11) [R/W] B,H,W ----- ^{*3}	— /(SCSTR111)/ (SFLR111)[R/W] B,H,W ----- ^{*3}	— /(SCSTR011)/ (SFLR011)[R/W] B,H,W ----- ^{*3}	*3: Reserved because CSIO mode is not set immediately after reset. *4: Reserved because LIN2.1 mode is not set immediately after reset.	
00191CH	—	— /(SCSFR211) [R/W] B,H,W ----- ^{*3}	— /(SCSFR111) [R/W] B,H,W ----- ^{*3}	— /(SCSFR011) [R/W] B,H,W ----- ^{*3}		
001920H	—/(TBYTE311)/ (LAMESR11) [R/W] B,H,W ----- ^{*3}	—/(TBYTE211)/ (LAMERT11) [R/W] B,H,W ----- ^{*3}	—/(TBYTE111)/ (LAMIER11) [R/W] B,H,W ----- ^{*3}	TBYTE011/(LAMRID11)/(LAMTID11) [R/W] B,H,W 00000000		
001924H	BGR11[R/W] H, W 00000000 00000000		— /(ISMK11)[R/W] B,H,W ----- ^{*2}	— /(ISBA11)[R/W] B,H,W ----- ^{*2}		

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001D20 _H	PCN43 [R/W] B,H,W 00000000 000000-0		PCSR43 [W] H,W XXXXXXXX XXXXXXXX		PPG43
001D24 _H	PDUT43 [W] H,W XXXXXXXX XXXXXXXX		PTMR43 [R] H,W 11111111 11111111		
001D28 _H	PCN243 [R/W] B,H,W --000000 ----110		PSDR43 [R/W] H,W 00000000 00000000		
001D2C _H	PTPC43 [R/W] H,W 00000000 00000000		—	—	
001D30 _H	PCN44 [R/W] B,H,W 00000000 000000-0		PCSR44 [W] H,W XXXXXXXX XXXXXXXX		PPG44
001D34 _H	PDUT44 [W] H,W XXXXXXXX XXXXXXXX		PTMR44 [R] H,W 11111111 11111111		
001D38 _H	PCN244 [R/W] B,H,W --000000 ----110		PSDR44 [R/W] H,W 00000000 00000000		
001D3C _H	PTPC44 [R/W] H,W 00000000 00000000		—	—	
001D40 _H	PCN45 [R/W] B,H,W 00000000 000000-0		PCSR45 [W] H,W XXXXXXXX XXXXXXXX		PPG45
001D44 _H	PDUT45 [W] H,W XXXXXXXX XXXXXXXX		PTMR45 [R] H,W 11111111 11111111		
001D48 _H	PCN245 [R/W] B,H,W --000000 ----110		PSDR45 [R/W] H,W 00000000 00000000		
001D4C _H	PTPC45 [R/W] H,W 00000000 00000000		—	—	
001D50 _H	PCN46 [R/W] B,H,W 00000000 000000-0		PCSR46 [W] H,W XXXXXXXX XXXXXXXX		PPG46
001D54 _H	PDUT46 [W] H,W XXXXXXXX XXXXXXXX		PTMR46 [R] H,W 11111111 11111111		
001D58 _H	PCN246 [R/W] B,H,W --000000 ----110		PSDR46 [R/W] H,W 00000000 00000000		
001D5C _H	PTPC46 [R/W] H,W 00000000 00000000		—	—	
001D60 _H	PCN47 [R/W] B,H,W 00000000 000000-0		PCSR47 [W] H,W XXXXXXXX XXXXXXXX		PPG47
001D64 _H	PDUT47 [W] H,W XXXXXXXX XXXXXXXX		PTMR47 [R] H,W 11111111 11111111		
001D68 _H	PCN247 [R/W] B,H,W --000000 ----110		PSDR47 [R/W] H,W 00000000 00000000		
001D6C _H	PTPC47 [R/W] H,W 00000000 00000000		—	—	

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexa decimal				
Used with the INT instruction	66 255	42 FF	-	2F4H 000H	000FFEF4H 000FFC00H	-

Note: It does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

*1: It does not support a DMA transfer by the status of the multi-function serial interface and I²C reception.

*2: Reload timer ch.4 to ch.7 do not support a DMA transfer by the interrupt.

*3: PPG ch.24 to ch.47 do not support a DMA transfer by the interrupt.

*4: The clock calibration unit does not support a DMA transfer by the interrupt.

*5: 32-bit Free-run timer ch.3, ch.4 and ch.5 do not support a DMA transfer by the interrupt.

*6: There is no resource corresponding to the interrupt level.

*7: It does not support a DMA transfer by the external low-voltage detection interrupt.

*8: REALOS is a trademark of Cypress.

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexa decimal				
Multi-function serial interface ch.3 (transmission completed)	27	1B	ICR11	390 _H	000FFF90 _H	11
Multi-function serial interface ch.4 (reception completed)	28	1C	ICR12	38C _H	000FFF8C _H	12 ^{*1}
Multi-function serial interface ch.4 (status)						
Multi-function serial interface ch.4 (transmission completed)	29	1D	ICR13	388 _H	000FFF88 _H	13
Multi-function serial interface ch.5 (reception completed)	30	1E	ICR14	384 _H	000FFF84 _H	14 ^{*1}
Multi-function serial interface ch.5 (status)						
Multi-function serial interface ch.5 (transmission completed)	31	1F	ICR15	380 _H	000FFF80 _H	15
Multi-function serial interface ch.6 (reception completed)	32	20	ICR16	37C _H	000FFF7C _H	16 ^{*1}
Multi-function serial interface ch.6 (status)						
Multi-function serial interface ch.6 (transmission completed)	33	21	ICR17	378 _H	000FFF78 _H	17
CAN0	34	22	ICR18	374 _H	000FFF74 _H	-
CAN1	35	23	ICR19	370 _H	000FFF70 _H	-
RAM diagnosis end						
RAM initialization completion						
Error generation during RAM diagnosis						
Backup RAM diagnosis end						
Backup RAM initialization completion	36	24	ICR20	36C _H	000FFF6C _H	-
Error generation during Backup RAM diagnosis						
CAN2	37	25	ICR21	368 _H	000FFF68 _H	-
Up/down counter 0						
Up/down counter 1						
Real time clock	38	26	ICR22	364 _H	000FFF64 _H	22 ^{*1}
Multi-function serial interface ch.7 (reception completed)	39	27	ICR23	360 _H	000FFF60 _H	23
Multi-function serial interface ch.7 (status)						
16-bit Free-run timer 0 (0 detection) / (compare clear)	40	28	ICR24	35C _H	000FFF5C _H	24 ^{*3}
Multi-function serial interface ch.7 (transmission completed)						
PPG 0/1/10/11/20/21/30/31/40/41	41	29	ICR25	358 _H	000FFF58 _H	25 ^{*3}
16-bit Free-run timer 1 (0 detection) / (compare clear)						
PPG 2/3/12/13/22/23/32/33/43	42	2A	ICR26	354 _H	000FFF54 _H	26 ^{*3}
16-bit Free-run timer 2 (0 detection) / (compare clear)						
PPG 4/5/14/15/24/25/34/35/44	43	2B	ICR27	350 _H	000FFF50 _H	27 ^{*3}
PPG 6/7/16/17/26/27/36/37	44	2C	ICR28	34C _H	000FFF4C _H	28 ^{*3}
PPG 8/9/18/19/28/29/38/39						

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS \uparrow →SCK \downarrow setup time	t _{CSSE}	SCS1 to SCK11 SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t _{CPP} +30	-	ns	External shift clock mode output pin: $C_L=50\text{pF}$
SCK \uparrow →SCS \downarrow hold time	t _{CSHE}	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		+0	-	ns	
SCS deselect time	t _{CSDE}	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		3t _{CPP} +30	-	ns	
SCS \uparrow →SOT delay time	t _{DSE}	SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11 SOT1 , SOT2, SOT5 to SOT11	-	-	40	ns	External shift clock mode output pin: $C_L=50\text{pF}$
		SCS3 , SCS40 to SCS43 SOT3 , SOT4		-	300	ns	
SCS \downarrow →SOT delay time	t _{DEE}	SCS1 to ~SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11 SOT1 to SOT11	-	+0	-	ns	External shift clock mode output pin: $C_L=50\text{pF}$
SCK \downarrow →SCS \uparrow clock switch time	t _{SCC}	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t _{CPP} -10	3t _{CPP} +50	ns	Internal shift clock mode Round operation output pin: $C_L=50\text{pF}$
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		3t _{CPP} -30	3t _{CPP} +50	ns	

*1: t_{CSsu}=SCSTR:CSSU7-0×Serial chip select timing operating clock

*2: t_{CSHD}=SCSTR:CSHD7-0×Serial chip select timing operating clock

*3: t_{CSDS}=SCSTR:CSDS15-0×Serial chip select timing operating clock

Regardless of the deselect time setting, once after the serial chip select pin becomes inactive, it will take at least five peripheral bus clock cycles to be active again

Please see the hardware manual for details of above-mentioned *1, *2, and *3.

(4-4) I²C timing

(T_A: -40°C to +125°C, V_{CC}=AV_{CC}=5.0V ± 10%/V_{CC}=AV_{CC}=3.3V±0.3V, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Standard mode		Fast mode ^{*3}		Unit	Remarks
				Min	Max	Min	Max		
SCL clock frequency	f _{SCL}	SCK3 to SCK11	$C_L=50\text{pF}$ $R = (V_P/I_{OL})^{*1}$	0	100	0	400	kHz	
Repeat "start" condition hold time SDA ↓ → SCL ↓	t _{HDDSTA}	SOT3 to SOT11, (SDA) SCK3 to SCK11, (SCL)		4.0	—	0.6	—	μs	
Period of "L" for SCL clock	t _{LOW}	SCK3 to SCK11, (SCL)		4.7	—	1.3	—	μs	
Period of "H" for SCL clock	t _{HIGH}	SCK3 to SCK11, (SCL)		4.0	—	0.6	—	μs	
Repeat "start" condition setup time SCL ↑ → SDA ↓	t _{SUSTA}	SCK3 to SCK11, (SCL)		4.7	—	0.6	—	μs	
Data hold time SCL ↓ → SDA ↓ ↑	t _{HDDAT}	SOT3 to SOT11, (SDA) SCK3 to SCK11, (SCL)		0	3.45 ^{*2}	0	0.9 ^{*3}	μs	
Data setup time SDA ↓ ↑ → SCL ↑	t _{SUDAT}	SOT3 to SOT11, (SDA) SCK3 to SCK11, (SCL)		250	—	100	—	ns	
"Stop" condition setup time SCL ↑ → SDA ↑	t _{SUSTO}	SOT3 to SOT11, (SDA) SCK3 to SCK11, (SCL)		4.0	—	0.6	—	μs	
Bus-free time between "stop" condition and "start" condition	t _{BUF}	—		4.7	—	1.3	—	μs	
Noise filter	t _{SP}	—		2t _{CPP} ^{*4}	—	2t _{CPP} ^{*4}	—	ns	

Notes: Only ch.3 and ch.4 are standard mode/fast mode correspondence. In ch.5-ch.8, ch.10, and ch.11, only a standard mode is correspondences.

*1: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA output lines, respectively.

V_P shows that the power-supply voltage of the pull-up resistor and I_{OL} shows the V_{OL} guarantee current.

*2: The maximum t_{HDDAT} only has to be met if the device does not extend the "L" width (t_{LOW}) of the SCL signal.


*3: A fast mode I²C bus device can be used on a standard mode I²C bus system as long as the device satisfies the requirement of

(5) Timer input timing

($T_A: -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 5.0\text{V} \pm 10\%$ / $V_{CC} = AV_{CC} = 3.3\text{V} \pm 0.3\text{V}$, $V_{SS} = AV_{SS} = 0.0\text{V}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{TIWH} , t_{TIWL}	TIN0 to TIN7 ICU0 to ICU9 FRCK0 to FRCK5 TIOA0, TIOA1, TIOB0, TIOB1, AIN0, AIN1, BIN0, BIN1, ZIN0, ZIN1	—	$4t_{CPP}$	—	ns	

- Timer input timing




(6) Trigger input timing

($T_A: -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 5.0\text{V} \pm 10\%$ / $V_{CC} = AV_{CC} = 3.3\text{V} \pm 0.3\text{V}$, $V_{SS} = AV_{SS} = 0.0\text{V}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{TRGH} , t_{TRGL}	INT0 to INT15, ADTG, RX0, RX1, RX2	—	$5t_{CPP}$	—	ns	
				1	—	μs	At stop mode

- Trigger input timing



(11) External bus I/F (asynchronous mode) timing

(T_A: -40°C to +105°C, V_{CC}=AV_{CC}=5.0V±10%/V_{CC}= AV_{CC}=3.3V±0.3V, V_{SS}=AV_{SS}=0.0V)

(external load capacitance 50pF)

Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
Cycle time	t _{CYC}	SYSCLK	25	-	ns	V _{CC} =5.0V±10% ^{*1}
			31.25			V _{CC} =3.3V±0.3V
Address setup → RDX↑time	t _{ASRH}	RDX A00 to A21	2×t _{CYC} - 12	2×t _{CYC} + 12	ns	RWT=1, set RWT to 1 or more. ^{*2}
RDX↑ → Address hold	t _{RHAH}		t _{CYC} - 12	t _{CYC} + 12	ns	Set RDCHS to 1 or more.
Data setup → RDX↑time	t _{DSRH}	RDX D16 to D31	18 + t _{CYC}	-	ns	RWT=1, set RWT to 1 or more.
RDX↑ → Data hold	t _{RHDH}		0	-	ns	
Address setup → WRnX↑time	t _{ASWH}	WR0X to WR1X A00 to A21	t _{CYC} - 12	t _{CYC} + 12	ns	WWT=0 ^{*2}
WRnX↑ → Address hold	t _{WHAH}		t _{CYC} - 12	t _{CYC} + 12	ns	Set WRCHS to 1 or more.
Data setup → WRnX↑time	t _{DSWH}	WR0X to WR1X D16 to D31	t _{CYC} - 16	t _{CYC} + 16	ns	WWT=0 ^{*2}
WRnX↑ → Data hold	t _{WHDH}		t _{CYC} - 16	t _{CYC} + 16	ns	Set WRCHS to 1 or more.
Address setup → ASX↑time	t _{MASASH}	ASX D16 to D31	t _{CYC} - 16	t _{CYC} + 16	ns	ASCY=0
ASX↑ → Address hold	t _{MASHAH}		t _{CYC} - 16	t _{CYC} + 16	ns	In multiplex mode, set as follows: <input type="checkbox"/> Set CSWR and CSRD to 2 or more. <input type="checkbox"/> ASCY must satisfy the following conditions because of setting ADCY > ASCY and protocol violation prevention. ADCY + 1 ≤ ACS + CSRD ADCY + 1 ≤ ACS + CSWR ASCY + 1 ≤ ACS + CSRD ASCY + 1 ≤ ACS + CSWR See Hardware Manual for details.

*1: Please use it with external load capacity 12pF or less for VCC=3.3V±0.3V (40MHz operation).

*2: If the bus is expanded by automatic wait insertion or RDY input, add time (t_{CYC} × the number of expanded cycles) to the rated value.

Part number	Sub clock	CSV Initial value	LVD Initial value	Package ^{*2}
MB91F526KWBPMC	Yes	ON	ON	LQS • 144 pin, (Lead pitch 0.5mm) Plastic
MB91F526KYBPMC			OFF	
MB91F526KJBP MC		OFF	ON	
MB91F526KLBP MC			OFF	
MB91F525KWBPMC		ON	ON	
MB91F525KYBPMC			OFF	
MB91F525KJBP MC		OFF	ON	
MB91F525KLBP MC			OFF	
MB91F524KWBPMC		ON	ON	
MB91F524KYBPMC			OFF	
MB91F524KJBP MC		OFF	ON	
MB91F524KLBP MC			OFF	
MB91F523KWBPMC		ON	ON	
MB91F523KYBPMC			OFF	
MB91F523KJBP MC		OFF	ON	
MB91F523KLBP MC			OFF	
MB91F522KWBPMC	None	ON	ON	
MB91F522KYBPMC			OFF	
MB91F522KJBP MC		OFF	ON	
MB91F522KLBP MC			OFF	
MB91F522KWBPMC		ON	ON	
MB91F522KYBPMC			OFF	
MB91F522KJBP MC		OFF	ON	
MB91F522KLBP MC			OFF	
MB91F526KS BPMC		ON	ON	
MB91F526KUBPMC			OFF	
MB91F526KH BPMC		OFF	ON	
MB91F526KK BPMC			OFF	
MB91F525KS BPMC		ON	ON	
MB91F525KUBPMC			OFF	
MB91F525KH BPMC		OFF	ON	
MB91F525KK BPMC			OFF	
MB91F524KS BPMC		ON	ON	
MB91F524KUBPMC			OFF	
MB91F524KH BPMC		OFF	ON	
MB91F524KK BPMC			OFF	
MB91F523KS BPMC		ON	ON	
MB91F523KUBPMC			OFF	
MB91F523KH BPMC		OFF	ON	
MB91F523KK BPMC			OFF	
MB91F522KS BPMC		ON	ON	
MB91F522KUBPMC			OFF	
MB91F522KH BPMC		OFF	ON	
MB91F522KK BPMC			OFF	

Page	Section	Change Results						
		(Continued) (Correct)						
21, 22	■PIN Description	64	80	100	120	144	176	Pin Name
		7 ^{*1}	9 ^{*1}	11 ^{*1}	14 ^{*1}	17	21	P034 A06 ^{*2, *3, *4, *5} OCU11_1 ICU2_3 TIN5_0 RTO0_1 SOT3_2
		8 ^{*1}	10 ^{*1}	13	16	19	23	P151 SCK8_0/ SCL8 ^{*2, *3} OCU9_1 TRG7_0 ICU0_3 TIN7_0 ZIN0_2 DTI1_1
		9 ^{*1}	11 ^{*1}	14 ^{*1}	17 ^{*1}	20	24	P035 A07 ^{*2, *3, *4, *5} SIN8_0 ^{*2, *3} OCU8_1 TOT4_0 AIN0_0 INT11_0
		10 ^{*1}	12 ^{*1}	15 ^{*1}	18 ^{*1}	21	25	P036 A08 ^{*2, *3, *4, *5} SCS8_0 ^{*2, *3} OCU7_1 TOT5_0 BIN0_0
		-	-	16 ^{*1}	19 ^{*1}	22	26	P037 A09 ^{*4, *5} OCU6_1 TOT6_0 ZIN0_0
		-	-	-	-	-	27	P174 TRG8_1

Page	Section	Change Results																																																																																																																																																																																																																																																																																																																			
23, 24	■PIN Description	<p>A List of "Pin Description" modified.</p> <p>(Error)</p> <table border="1"> <thead> <tr> <th colspan="6">Pin no.</th> <th>Pin Name</th> </tr> <tr> <th>64</th> <th>80</th> <th>100</th> <th>120</th> <th>144</th> <th>176</th> <th></th> </tr> </thead> <tbody> <tr> <td>15</td> <td>18</td> <td>23</td> <td>27</td> <td>30</td> <td>37</td> <td>P047</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>38</td> <td>A17</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>28</td> <td>31</td> <td>39</td> <td>AN45</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>32</td> <td>40</td> <td>TRG8_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>33</td> <td>41</td> <td>TIN3_2</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>34</td> <td>42</td> <td>SOT0_1</td> </tr> <tr> <td>16</td> <td>19</td> <td>24</td> <td>29</td> <td>34</td> <td>42</td> <td>P177</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>35</td> <td>43</td> <td>TRG11_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>36</td> <td>44</td> <td>P050</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>37</td> <td>45</td> <td>A18</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>38</td> <td>46</td> <td>TRG5_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>39</td> <td>47</td> <td>PPG33_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>40</td> <td>48</td> <td>P051</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>41</td> <td>49</td> <td>A19</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>42</td> <td>50</td> <td>TRG9_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>43</td> <td>51</td> <td>P052</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>44</td> <td>52</td> <td>A20</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>45</td> <td>53</td> <td>PPG34_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>46</td> <td>54</td> <td>INT14_0</td> </tr> <tr> <td>17</td> <td>22</td> <td>27</td> <td>32</td> <td>38</td> <td>46</td> <td>P053</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>47</td> <td>55</td> <td>A21</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>48</td> <td>56</td> <td>AN44</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>49</td> <td>57</td> <td>PPG35_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>50</td> <td>58</td> <td>INT14_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>51</td> <td>59</td> <td>SCK0_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>52</td> <td>60</td> <td>P054</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>53</td> <td>61</td> <td>SYSCLK</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>54</td> <td>62</td> <td>PPG36_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>55</td> <td>63</td> <td>P055</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>56</td> <td>64</td> <td>CS2X</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>57</td> <td>65</td> <td>SIN10_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>58</td> <td>66</td> <td>AN43</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>59</td> <td>67</td> <td>PPG37_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>60</td> <td>68</td> <td>TIN4_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>61</td> <td>69</td> <td>P056</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>62</td> <td>70</td> <td>CS3X</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>63</td> <td>71</td> <td>ICU9_0</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>64</td> <td>72</td> <td>PPG0_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>65</td> <td>73</td> <td>ICU0_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>66</td> <td>74</td> <td>TIN5_1</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>67</td> <td>75</td> <td>DTT1_2</td> </tr> </tbody> </table>							Pin no.						Pin Name	64	80	100	120	144	176		15	18	23	27	30	37	P047	-	-	-	-	-	38	A17	-	-	-	28	31	39	AN45	-	-	-	-	32	40	TRG8_0	-	-	-	-	33	41	TIN3_2	-	-	-	-	34	42	SOT0_1	16	19	24	29	34	42	P177	-	-	-	-	35	43	TRG11_0	-	-	-	-	36	44	P050	-	-	-	-	37	45	A18	-	-	-	-	38	46	TRG5_1	-	-	-	-	39	47	PPG33_0	-	-	-	-	40	48	P051	-	-	-	-	41	49	A19	-	-	-	-	42	50	TRG9_0	-	-	-	-	43	51	P052	-	-	-	-	44	52	A20	-	-	-	-	45	53	PPG34_0	-	-	-	-	46	54	INT14_0	17	22	27	32	38	46	P053	-	-	-	-	47	55	A21	-	-	-	-	48	56	AN44	-	-	-	-	49	57	PPG35_0	-	-	-	-	50	58	INT14_1	-	-	-	-	51	59	SCK0_1	-	-	-	-	52	60	P054	-	-	-	-	53	61	SYSCLK	-	-	-	-	54	62	PPG36_0	-	-	-	-	55	63	P055	-	-	-	-	56	64	CS2X	-	-	-	-	57	65	SIN10_0	-	-	-	-	58	66	AN43	-	-	-	-	59	67	PPG37_0	-	-	-	-	60	68	TIN4_1	-	-	-	-	61	69	P056	-	-	-	-	62	70	CS3X	-	-	-	-	63	71	ICU9_0	-	-	-	-	64	72	PPG0_1	-	-	-	-	65	73	ICU0_1	-	-	-	-	66	74	TIN5_1	-	-	-	-	67	75	DTT1_2
Pin no.						Pin Name																																																																																																																																																																																																																																																																																																															
64	80	100	120	144	176																																																																																																																																																																																																																																																																																																																
15	18	23	27	30	37	P047																																																																																																																																																																																																																																																																																																															
-	-	-	-	-	38	A17																																																																																																																																																																																																																																																																																																															
-	-	-	28	31	39	AN45																																																																																																																																																																																																																																																																																																															
-	-	-	-	32	40	TRG8_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	33	41	TIN3_2																																																																																																																																																																																																																																																																																																															
-	-	-	-	34	42	SOT0_1																																																																																																																																																																																																																																																																																																															
16	19	24	29	34	42	P177																																																																																																																																																																																																																																																																																																															
-	-	-	-	35	43	TRG11_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	36	44	P050																																																																																																																																																																																																																																																																																																															
-	-	-	-	37	45	A18																																																																																																																																																																																																																																																																																																															
-	-	-	-	38	46	TRG5_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	39	47	PPG33_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	40	48	P051																																																																																																																																																																																																																																																																																																															
-	-	-	-	41	49	A19																																																																																																																																																																																																																																																																																																															
-	-	-	-	42	50	TRG9_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	43	51	P052																																																																																																																																																																																																																																																																																																															
-	-	-	-	44	52	A20																																																																																																																																																																																																																																																																																																															
-	-	-	-	45	53	PPG34_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	46	54	INT14_0																																																																																																																																																																																																																																																																																																															
17	22	27	32	38	46	P053																																																																																																																																																																																																																																																																																																															
-	-	-	-	47	55	A21																																																																																																																																																																																																																																																																																																															
-	-	-	-	48	56	AN44																																																																																																																																																																																																																																																																																																															
-	-	-	-	49	57	PPG35_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	50	58	INT14_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	51	59	SCK0_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	52	60	P054																																																																																																																																																																																																																																																																																																															
-	-	-	-	53	61	SYSCLK																																																																																																																																																																																																																																																																																																															
-	-	-	-	54	62	PPG36_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	55	63	P055																																																																																																																																																																																																																																																																																																															
-	-	-	-	56	64	CS2X																																																																																																																																																																																																																																																																																																															
-	-	-	-	57	65	SIN10_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	58	66	AN43																																																																																																																																																																																																																																																																																																															
-	-	-	-	59	67	PPG37_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	60	68	TIN4_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	61	69	P056																																																																																																																																																																																																																																																																																																															
-	-	-	-	62	70	CS3X																																																																																																																																																																																																																																																																																																															
-	-	-	-	63	71	ICU9_0																																																																																																																																																																																																																																																																																																															
-	-	-	-	64	72	PPG0_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	65	73	ICU0_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	66	74	TIN5_1																																																																																																																																																																																																																																																																																																															
-	-	-	-	67	75	DTT1_2																																																																																																																																																																																																																																																																																																															

Page	Section	Change Results						
		(Continued) (Correct)						
		Pin no.					Pin Name	
		64	80	100	120	144	176	
23, 24	■PIN Description	15 ^{*1}	18 ^{*1}	23 ^{*1}	27 ^{*1}	30	37	P047
		-	-	-	-	-	38	A17 ^{*2, *3, *4, *5}
		-	-	-	28 ^{*1}	31	39	AN45
		-	-	-	-	32	40	TRG8_0
		-	-	-	-	33	41	TIN3_2
		-	-	-	-	34	42	SOT0_1
		-	-	-	-	35	43	P177
		-	-	-	-	38	44	TRG11_0
		-	-	-	28 ^{*1}	31	39	P050
		-	-	-	-	32	40	A18 ^{*5}
		-	-	-	-	33	41	TRG5_1
		-	-	-	-	34	42	PPG33_0
		-	-	-	-	35	43	P051
		-	-	-	-	36	44	A19
		-	-	-	-	37	45	TRG9_0
		-	-	-	-	38	46	P052
		-	-	-	-	39	47	A20
		-	-	-	-	40	48	PPG34_0
		-	-	-	-	41	49	INT14_0
		-	-	-	-	42	50	P053
		-	-	-	-	43	51	A21 ^{*2, *3, *4, *5}
		-	-	-	-	44	52	AN44
		-	-	-	-	45	53	PPG35_0
		-	-	-	-	46	54	INT14_1
		-	-	-	-	47	55	SCK0_1
		-	-	-	-	48	56	P054
		-	-	-	-	49	57	SYSCLK
		-	-	-	-	50	58	PPG36_0
		-	-	-	-	51	59	P055
		-	-	-	-	52	60	CS2X ^{*2, *3, *4, *5}
		-	-	-	-	53	61	SIN10_0
		-	-	-	-	54	62	AN43
		-	-	-	-	55	63	PPG37_0
		-	-	-	-	56	64	TIN4_1
		-	-	-	-	57	65	P056
		-	-	-	-	58	66	CS3X ^{*5}
		-	-	-	-	59	67	ICU9_0
		-	-	-	-	60	68	PPG0_1
		-	-	-	-	61	69	ICU0_1
		-	-	-	-	62	70	TIN5_1
		-	-	-	-	63	71	DTI_2

Page	Section	Change Results																																																																																																																																																																				
33	■PIN Description	A List of "Pin Description" modified. (Error) <table border="1"> <thead> <tr> <th colspan="6">Pin no.</th> <th>Pin Name</th> </tr> <tr> <th>64</th> <th>80</th> <th>100</th> <th>120</th> <th>144</th> <th>176</th> <th></th> </tr> </thead> <tbody> <tr> <td>-</td> <td>-</td> <td>94</td> <td>111</td> <td>131</td> <td>159</td> <td>P000</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>D16</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SIN1_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>TIOA0_1</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>INT2_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>P001</td> </tr> <tr> <td></td> <td></td> <td>75</td> <td>95</td> <td>112</td> <td>132</td> <td>160</td> <td>D17</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SOT1_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>TIOA1_1</td> </tr> </tbody> </table> (Correct) <table border="1"> <thead> <tr> <th colspan="6">Pin no.</th> <th>Pin Name</th> </tr> <tr> <th>64</th> <th>80</th> <th>100</th> <th>120</th> <th>144</th> <th>176</th> <th></th> </tr> </thead> <tbody> <tr> <td>-</td> <td>-</td> <td>94^{*1}</td> <td>111^{*1}</td> <td>131</td> <td>159</td> <td>P000</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>D16^{*4, *5}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SIN1_0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>TIOA0_1^{*4}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>INT2_0</td> </tr> <tr> <td></td> <td></td> <td>75^{*1}</td> <td>95^{*1}</td> <td>112^{*1}</td> <td>132</td> <td>160</td> <td>P001</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>D17^{*3, *4, *5}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SOT1_0^{*3}</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>TIOA1_1</td> </tr> </tbody> </table>							Pin no.						Pin Name	64	80	100	120	144	176		-	-	94	111	131	159	P000							D16							SIN1_0							TIOA0_1							INT2_0							P001			75	95	112	132	160	D17								SOT1_0								TIOA1_1	Pin no.						Pin Name	64	80	100	120	144	176		-	-	94 ^{*1}	111 ^{*1}	131	159	P000							D16 ^{*4, *5}							SIN1_0							TIOA0_1 ^{*4}							INT2_0			75 ^{*1}	95 ^{*1}	112 ^{*1}	132	160	P001							D17 ^{*3, *4, *5}							SOT1_0 ^{*3}							TIOA1_1
Pin no.						Pin Name																																																																																																																																																																
64	80	100	120	144	176																																																																																																																																																																	
-	-	94	111	131	159	P000																																																																																																																																																																
						D16																																																																																																																																																																
						SIN1_0																																																																																																																																																																
						TIOA0_1																																																																																																																																																																
						INT2_0																																																																																																																																																																
						P001																																																																																																																																																																
		75	95	112	132	160	D17																																																																																																																																																															
							SOT1_0																																																																																																																																																															
							TIOA1_1																																																																																																																																																															
Pin no.						Pin Name																																																																																																																																																																
64	80	100	120	144	176																																																																																																																																																																	
-	-	94 ^{*1}	111 ^{*1}	131	159	P000																																																																																																																																																																
						D16 ^{*4, *5}																																																																																																																																																																
						SIN1_0																																																																																																																																																																
						TIOA0_1 ^{*4}																																																																																																																																																																
						INT2_0																																																																																																																																																																
		75 ^{*1}	95 ^{*1}	112 ^{*1}	132	160	P001																																																																																																																																																															
						D17 ^{*3, *4, *5}																																																																																																																																																																
						SOT1_0 ^{*3}																																																																																																																																																																
						TIOA1_1																																																																																																																																																																

Revision	ECN	Orig. of Change	Submission Date	Description of Change
				<p>Value: Min -30 Max 30 ↓ Pin name: SCK0 to SCK2,SCK5 to SCK11 SOT0 to SOT2,SOT5 to SOT11 Value: Min -30 Max 30 Pin name: SCK3,SCK4 SOT3,SOT4 Value: Min -300 Max 300 (4-1-1),(4-1-4)Valid SIN⇒SCK↑ setup time t_{IVSHI} (4-1-2),(4-1-3)Valid SIN⇒SCK↓ setup time t_{IVSLI} Corrected the following description. Pin name: SCK0 to SCK11 SIN0 to SIN11 Value: Min 34 Max - ↓ Pin name: SCK0 to SCK2,SCK5 to SCK11 SIN0 to SIN2,SIN5 to SIN11 Value: Min 34 Max - Pin name: SCK3,SCK4,SIN3,SIN4 Value: Min 300 Max - (4-1-1),(4-1-4)SCK↓⇒SOT delay time t_{SLOVE} (4-1-2),(4-1-3)SCK↑⇒SOT delay time t_{SHOVE} Corrected the following description. Pin name: SCK0 to SCK11 SOT0 to SOT11 Value: Min - Max 33 ↓ Pin name: SCK0 to SCK2,SCK5 to SCK11 SOT0 to SOT2,SOT5 to SOT11 Value: Min - Max 33 Pin name: SCK3,SCK4 SOT3,SOT4 Value: Min - Max 300 (4-1-1),(4-1-2),(4-1-3),(4-1-4)SCK fall time t_f Corrected the following description. Pin name: SCK0 to SCK2,SCK5 to SCK11 Value: Min - Max 5 Pin name: SCK3,SCK4 Value: Min - Max 250 ↓ Pin name: SCK0 to SCK11 Value: Min - Max 5 (4-1-5)SCS↓⇒SCK↓ setup time t_{CSSI} (4-1-6)SCS↓⇒SCK↑ setup time t_{CSSU} (4-1-7)SCS↑⇒SCK↓ setup time t_{CSSI} (4-1-8)SCS↑⇒SCK↑ setup time t_{CSSU} Corrected the following description. Pin name: SCK1 to SCK11 SCS1 to SCS3,SCS40 to SCS43,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11 Value: Min $t_{CSSU}+0$ Max $t_{CSSU}+50$ ↓ Pin name: SCK1,SCK2,SCK5 to SCK11 SCS1,SCS2,SCS50 to SCS53,SCS60 to SCS63,SCS70 to SCS73,SCS8 to SCS11 Value: Min $t_{CSSU}-50$ Max $t_{CSSU}+0$ Pin name: SCK3,SCK4 SCS3,SCS40 to SCS43 Value: Min $t_{CSSU}-50$ Max $t_{CSSU}+300$</p>