



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, EBI/EMI, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	152
Program Memory Size	1.0625MB (1.0625M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 48x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f526lsbpmc-gtk5e1



		Pin	no.			Pin	Polarity	I/O circuit	Function* ⁹
64	80	100	120	144	176	Name		types*8	
		40	40	5 4	00	P070	-	^	General-purpose I/O port
-	-	40	46	54	68	ICU0_2	-	Α	Input capture ch.0 input (2)
						P071	-		General-purpose I/O port
						SCK4_2	_		Multi-function serial ch.4
26	33	41	47	55	69		_	G	clock I/O (2)
20	55	71	71	33	03	AN35	-	J	ADC analog 35 input
						ICU1_2	-		Input capture ch.1 input (2)
						MONCLK	-		Clock monitor output pin
						P072	-		General-purpose I/O port
						SIN4_0	-	_	Multi-function serial ch.4 serial data input (0)
27	34	42	48	56	70	AN34	-	G	ADC analog 34 input
						ICU2_2	-		Input capture ch.2 input (2)
						INT5_0	-		INT5 External interrupt input (0)
						P073	-		General-purpose I/O port
_	35 *3	43*4	49	57	71	SOT4_0/ SDA4 *3, *4	-	D	Multi-function serial ch.4 serial data output (0)/1 ² C bus serial data I/O
	3		.0	0,		AN33	-		ADC analog 33 input
						ICU3 2	-		Input capture ch.3 input (2)
						P186	-		General-purpose I/O port
-	-	-	-	-	72	PPG46 0	-	Α	PPG ch.46 output (0)
						P187	-		General-purpose I/O port
-	-	-	-	-	73	PPG47 0	-	Α	PPG ch.47 output (0)
						P074	-		General-purpose I/O port
-	-	-	50	58	74	SCK4_0/		Е	Multi-function serial ch.4 clock I/O (0)/
						SCL4	-		I ² C bus serial clock I/O
						P075	-		General-purpose I/O port
_	_	_	51	59	75	SIN3 0	-	F	Multi-function serial ch.3 serial data input
						_			(0)
						INT4_0	-		INT4 External interrupt input (0)
			52	60	76	P076	-	E	General-purpose I/O port
_	-	_	52	00	70	SOT3_0/ SDA3	-	_	Multi-function serial ch.3 serial data output (0)/1 ² C bus serial data I/O
						P077	-		General-purpose I/O port
_	-	_	53	61	77	SCK3_0/		Е	Multi-function serial ch.3 clock I/O (0)/
						SCL3	-		I ² C bus serial clock I/O
		4.4	E4	60	70	P152	-	۸	General-purpose I/O port
-	_	44	54	62	78	SCS53_0	-	Α	Serial chip select 53 output (0)
						P153	-		General-purpose I/O port
						SCK5_0/	_		Multi-function serial ch.5 clock I/O (0)/
28	36	45	55	63	79	SCL5	_	G	I ² C bus serial clock I/O
20	50	75	55	00	19	AN32	-	3	ADC analog 32 input
						FRCK1_1	-		Free-run timer 1 clock input (1)
						INT4_1	-		INT4 External interrupt input (1)



- *1: There is a restriction of pin functions. See "Pin Name" of this table.
- *2: not supported in 64pin
- *3: not supported in 80pin
- *4: not supported in 100pin
- *5: not supported in 120pin
- *6: not supported in 144pin
- *7: not supported in 176pin
- *8: For the I/O circuit types, see "I/O CIRCUIT TYPE".
- *9: For switching, see "I/O Port" in HARDWARE MANUAL.



A al al as a s		Address offset value	ue / Register name		Disale	
Address	+0	+1	+2	+3	Block	
000F70 _Н	RCRH0 [W] H,W XXXXXXX	RCRL0 [W] B,H,W XXXXXXXX	UDCRH0 [R] H,W 00000000	UDCRL0 [R] B,H,W 00000000	Up/Down	
000F74 _H		R/W] B,H -0001000	_	CSR0 [R/W] B 00000000	Counter 0	
000F78 _H to 000F7C _H	-	_	_	_	Reserved	
000F80н	RCRH1 [W] H,W XXXXXXXX	RCRL1 [W] B,H,W XXXXXXXX	UDCRH1 [R] H,W 00000000	UDCRL1 [R] B,H,W 00000000	Up/Down	
000F84 _н		R/W] B,H) -0001000	_	CSR1 [R/W] B 00000000	Counter 1	
000F88 _н	_	_	MSCH45 [R] B,H,W 00000000	MSCL45 [R/W] B,H,W 00	Input Capture 4,5 32-bit ICU Cycle and pulse width measurement control 45	
000F8С _н	_	_	MSCH67 [R] B,H,W 00000000	MSCL67 [R/W] B,H,W 00	Input Capture 6,7 32-bit ICU Cycle and pulse width measurement control 67	
000F90 _н		OCCP10 00000000 00000000			Output Compare	
000F94 _н		OCCP11 00000000 00000000			32-bit OCU	
000F98 _н	_	_	OCSH1011 [R/W] B,H,W 000	OCSL1011 [R/W] B,H,W 000000	Output Compare 10,11 32-bit OCU	
000F9Сн	_	_	_	OCLS1011 [R/W] B,H,W 0000	OCU1011 Output level control register	
000FA0 _н		CPCLR5 111111111 11111111				
000FA4 _Н	TCDT5 [R/W] W 00000000 00000000 00000000					
000FA8н	TCCSH5 [R/W]B,H,W 000	TCCSL5 [R/W]B,H,W -1-00000	_	_	32-bit FRT	
000FAC _H to 000FCC _H	_	_	_	_	Reserved	



	Interrupt			Default		
Interrupt factor		Hexa	Interrupt	Offset	address for	RN
·	Decimal	decimal	level		TBR	
Clock calibration unit (sub oscillation)						
Multi-function serial interface						
ch.9 (reception completed)	47	2F	ICR31	340 _H	000FFF40 _н	31* ^{1,} * ⁴
Multi-function serial interface						
ch.9 (status)						
A/D converter	48	30	ICR32	33C _H	000FFF3C _H	32
0/1/7/10/11/14/15/16/17/22/27/28/31	40	30	ICR32	SSCH	000FFF3CH	32
Clock calibration unit (CR oscillation)						
Multi-function serial interface	49	31	ICR33	338 _H	00055530	33
ch.9 (transmission completed)	49	31	ICKSS	330H	000FFF38 _н	33
16-bit OCU 0 (match) / 16-bit OCU 1 (match)						
32-bit Free-run timer 4	50	20	ICD24	224	00055524	34* ⁵
16-bit OCU 2 (match) / 16-bit OCU 3 (match)	50	32	ICR34	334н	000FFF34 _н	34"
16-bit OCU 4 (match) / 16-bit OCU 5 (match)	51	33	ICR35	330н	000FFF30 _н	35
32-bit ICU6 (fetching/measurement)						
Multi-function serial interface						
ch_10 (reception completed)	52	34	ICR36	32C _H	000FFF2C _H	36* ¹
Multi-function serial interface						
ch.10 (status)						
Multi-function serial interface	50	0.5	10007	200	00055500	0.7
ch 10 (transmission completed)	53	35	ICR37	328 _H	000FFF28 _H	37
32-bit ICU8 (fetching/measurement)						
Multi-function serial interface						
ch 11 (reception completed)	54	36	ICR38	324 _H	000FFF24 _Н	38* ¹
Multi-function serial interface						
ch.11 (status)						
32-bit ICU9 (fetching/measurement)						
WG dead timer underflow 0 / 1/ 2		27	ICDAO	220	00055500	20
WG dead timer reload 0 / 1/ 2	55	37	ICR39	320 _H	000FFF20 _H	39
WG DTTI 0						
32-bit ICU4 (fetching/measurement)						
Multi-function serial interface	56	38	ICR40	31C _H	000FFF1C _H	40
ch_11 (transmission completed)						
32-bit ICU5 (fetching/measurement)						
A/D converter	57	39	ICR41	318 _H	000FFF18 _н	41
32/34/35/37/38/40/41/42/43/44/45/46/47						
32-bit OCU7/11 (match)	58	3A	ICR42	314 _H	000FFF14 _H	42
32-bit OCU8/9 (match)	59	3B	ICR43	310 _H	000FFF10 _H	43
-	60	3C	ICR44	30Сн	000FFF0C _H	_*6
-						
-	61	3D	ICR45	308 _H	000FFF08 _H	-
DMAC0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304 _H	000FFF04 _H	-
Delay interrupt	63	3F	ICR47	300 _H	000FFF00 _H	-
System reserved						
(Used for REALOS [™] *8)	64	40	-	2FC _H	000FFEFC _H	-
System reserved		4.4		050	00055550	
(Used for REALOS)	65	41	-	2F8 _H	000FFEF8 _H	-




	Interrupt	number	Interrupt		Default	
Interrupt factor	Decimal	Hexa decimal	level.	Offset	address for TBR	RN
	66	42		2F4 _H	000FFEF4 _H	
Used with the INT instruction	1		-		1	-
	255	FF		000н	000FFC00 _H	

Note: It does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

- *1: It does not support a DMA transfer by the status of the multi-function serial interface and I²C reception.
- *2: Reload timer ch.4 to ch.7 do not support a DMA transfer by the interrupt.
- *3: PPG ch.24 to ch.47 do not support a DMA transfer by the interrupt.
- *4: The clock calibration unit does not support a DMA transfer by the interrupt.
- *5: 32-bit Free-run timer ch.3, ch.4 and ch.5 do not support a DMA transfer by the interrupt.
- *6: There is no resource corresponding to the interrupt level.
- *7: It does not support a DMA transfer by the external low-voltage detection interrupt.
- *8: REALOS is a trademark of Cypress.








- (3) Power-on Conditions
- (3-1) [MB9152xxxB/MB9152xxxC/MB9152xxxD]
- $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C, V_{SS}=0.0V)$

Dorometer	Cumbal	Pin	Conditions		Value		Unit	Remarks
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
Level detection voltage	1	V _{CC}	_	2.024	2.2	2.376	V	
Level detection hysteresis width	1	V_{CC}	1	_	100	-	mV	
Level detection time	-	_	_	_	1	30	μs	*1
Power off time	t _{OFF}	Vcc	_	50	_	_	ms	*2
Power ramp rate	dV/dt	V _{CC}	VCC: 0.2V to 2.376V	_	1	4	mV/μs	*3
C pin voltage at Power-on	_	С	_	-	-	60	mV	*4

- *1: This spec is at 4mV/µs of power ramp rate. If the power ramp rate is faster than 4mV/µs, there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.
- *2: Vcc must be held below 0.2V for a minimum period of t_{OFF}.
- *3: Power-on can detect by satisfying power ramp rate when power off time is not satisfied.
- *4: C-pin voltage is below 60 mV when VCC is turned on again.

Note:

When using MB91F52xxxB/C, either *2 or *3 or *4 must be satisfied. When neither *2 nor *3 nor *4 can be satisfied, use MB91F52xxxD and assert external reset (RSTX) at power-up and at any brownout event.






Parameter	Cymab al	Pin name	Valu	ie	Unit	Remarks
Parameter	Symbol	Pin name	Min	Max	Unit	Remarks
WRnX delay time	t _{CHWL,} t _{CHWH}	SYSCLK WR0X, WR1X	0.5	18	ns	
WRnX minimum pulse	twtwh	WR0X, WR1X	t _{CYC} - 10	-	ns	WWT=0 *2
SYSCLK↑→ data output time	t _{CHDV}	SYSCLK	0.5	18	ns	
SYSCLK↑→ data hold time	t _{CHDX}	D16 to D31	-	18	ns	Set WRCS to 1 or more.
SYSCLK↑→ address output time	t _{CHMAV}		0.5	18	ns	
SYSCLK↑→ address hold time	tснмах	SYSCLK D16 to D31	-	18	ns	In multiplex mode, set as follows: □Set CSWR and CSRD to 2 or more. □ASCY must satisfy the following conditions because of setting ADCY > ASCY and protocol violation prevention. ADCY +1 ≤ ACS + CSRD ADCY +1 ≤ ACS + CSWR ASCY +1 ≤ ACS + CSWR ASCY +1 ≤ ACS + CSWR See Hardware Manual for details.

^{*1:} Please use it with external load capacity 12pF or less for VCC=3.3V±0.3V (40MHz operation).

^{*2:} If the bus is expanded by automatic wait insertion or RDY input, add time (t_{CYC} × the number of expanded cycles) to the rated value.







A/D Converter

(1) 12-bit A/D Converter Electrical Characteristics

 $\underline{(T_A: -40^{\circ}C \text{ to } +125^{\circ}C, \, V_{CC} = AV_{CC} = 5.0V \pm 10\%/V_{CC} = AV_{CC} = 3.3V \pm 0.3V, \, V_{SS} = \underline{A}V_{SS} = 0.0V)}$

(1A40 C to 1123 C, VC				Value	-	Heit	Damarka
Parameter	Symbol	Pin name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	12	bit	
Total error	-	-	-	-	±12	LSB	
Linearity error	-	-	-	-	± 4.0	LSB	
Differential linearity error	-	-	-	-	± 1.9	LSB	
Zero transition voltage	V _{OT}	AN0 to AN47	AVRL- 11.5LSB	-	AVRL+ 12.5LSB	V	1LSB=
Full-scale transition voltage	V _{FST}	AN0 to AN47	AVRH- 13.5LSB	-	AVRH+ 10.5LSB	V	(V _{FST} -V _{OT})/ 4094
Sampling time	t _{SMP}	-	0.7	-	-	μs	*1
Compare time	t _{CMP}	-	0.7	-	-	μs	*1
A/D conversion time	t _{CNV}	-	1.4	-	-	μs	*1
Analog port input current	I _{AIN}	AN0 to AN47	-1.0	-	+1.0	μΑ	V _{AVSS} ≤ V _{AIN} ≤ V _{AVCC}
Analog input voltage	V _{AIN}	AN0 to AN47	AVRL	-	AVRH	V	
	AVRH	AVRH	3.0	-	5.5	V	
Reference voltage	AVRL	AVSS/ AVRL	-	0.0	-	V	
			-	0.47	0.63	mA	Per unit T _A : +105°C
	I _A	AVCC*3	-	0.47	0.7	mA	Per unit T _A : +125°C
Power supply current	I _{AH}		-	ı	2.5	μΑ	*2
	I _R	A) /DLI	-	1	1.96	mA	Per unit
	I _{RH}	AVRH	-	-	1.6	μA	*2
Variation between channels	-	AN0 to AN47	-	-	4	LSB	

^{*1:} Time for each channel.

(Note) Please use the clock of 0.5MHz-20MHz for the output clock of A/D converter to guarantee accuracy.

^{*2:} Power supply current ($V_{CC} = AV_{CC} = 5.0 \text{ V}$) is specified if A/D converter is not operating and CPU is stopped.

^{*3:} The power supply current described only current value on A/D converter.

The total AVcc current value must be calculated the power supply current for A/D converter and D/A converter.



D/A converter

 $(T_A:-40^{\circ}C \text{ to } +125^{\circ}C, V_{CC}=AV_{CC}=5.0V\pm10\%/V_{CC}=AV_{CC}=3.3V\pm0.3V, V_{SS}=AV_{SS}=0.0V)$

Parameter		Pin	Candition		Value	•	Unit	Remarks
Parameter	Symbol	name	Condition	Min	Тур	Max	Unit	Remarks
Resolution	-	ı	_	ı	_	8	bit	
Differential linearity error	-	-	_	1	_	± 3.0	LSB	
Conversion time			_	0.47	0.58	0.69	μs	C _L =20
Conversion time	-	ı	_	2.37	2.90	3.43	μs	C _L =100
Output impedance	Ro	DA0, DA1	_	3.1	3.8	4.5	kΩ	
	IA	AVCC	_	-	475	580	μA	Each channel
Power supply current *1	IAH	AVCC	_	_	_	7.5	μА	When powerdown Each channel

^{*1:} The power supply current described only current value on D/A converter.

The total AVcc current value must be calculated the power supply current for D/A converter and A/D converter.



14. Ordering Information MB91F52xxxC*1

Part number	Sub clock	CSV Initial value	LVD Initial value	Package ^{*2}
MB91F526LWCPMC	Yes	ON	ON	
MB91F526LYCPMC			OFF	
MB91F526LJCPMC		OFF	ON	
MB91F526LLCPMC			OFF	
MB91F525LWCPMC		ON	ON	
MB91F525LYCPMC			OFF	
MB91F525LJCPMC		OFF	ON	
MB91F525LLCPMC			OFF	
MB91F524LWCPMC		ON	ON	
MB91F524LYCPMC			OFF	
MB91F524LJCPMC		OFF	ON	
MB91F524LLCPMC			OFF	
MB91F523LWCPMC		ON	ON	
MB91F523LYCPMC			OFF	
MB91F523LJCPMC		OFF	ON	
MB91F523LLCPMC			OFF	
MB91F522LWCPMC		ON	ON	
MB91F522LYCPMC			OFF	
MB91F522LJCPMC		OFF	ON	
MB91F522LLCPMC			OFF	LQP · 176 pin,
MB91F526LSCPMC	None	ON	ON	Plastic
MB91F526LUCPMC			OFF	
MB91F526LHCPMC		OFF	ON	
MB91F526LKCPMC			OFF	
MB91F525LSCPMC		ON	ON	
MB91F525LUCPMC			OFF	
MB91F525LHCPMC		OFF	ON	
MB91F525LKCPMC			OFF	
MB91F524LSCPMC		ON	ON	
MB91F524LUCPMC			OFF	
MB91F524LHCPMC		OFF	ON	
MB91F524LKCPMC			OFF	
MB91F523LSCPMC		ON	ON	
MB91F523LUCPMC			OFF	
MB91F523LHCPMC		OFF	ON	
MB91F523LKCPMC			OFF	
MB91F522LSCPMC		ON	ON	
MB91F522LUCPMC			OFF	
MB91F522LHCPMC		OFF	ON	
MB91F522LKCPMC			OFF	



Part number	Sub clock	CSV Initial value	LVD Initial value	Package ^{*2}
MB91F526FWCPMC	Yes	ON	ON	
MB91F526FYCPMC			OFF	
MB91F526FJCPMC		OFF	ON	
MB91F526FLCPMC			OFF	
MB91F525FWCPMC		ON	ON	
MB91F525FYCPMC			OFF	
MB91F525FJCPMC		OFF	ON	
MB91F525FLCPMC			OFF	
MB91F524FWCPMC		ON	ON	
MB91F524FYCPMC			OFF	
MB91F524FJCPMC		OFF	ON	
MB91F524FLCPMC			OFF	
MB91F523FWCPMC		ON	ON	
MB91F523FYCPMC			OFF	
MB91F523FJCPMC		OFF	ON	
MB91F523FLCPMC			OFF	
MB91F522FWCPMC		ON	ON	
MB91F522FYCPMC			OFF	
MB91F522FJCPMC		OFF	ON	
MB91F522FLCPMC			OFF	LQI • 100 pin,
MB91F526FSCPMC	None	ON	ON	Plastic
MB91F526FUCPMC			OFF	
MB91F526FHCPMC		OFF	ON	
MB91F526FKCPMC			OFF	
MB91F525FSCPMC		ON	ON	
MB91F525FUCPMC			OFF	
MB91F525FHCPMC		OFF	ON	
MB91F525FKCPMC			OFF	
MB91F524FSCPMC		ON	ON	
MB91F524FUCPMC			OFF	
MB91F524FHCPMC		OFF	ON	
MB91F524FKCPMC			OFF	
MB91F523FSCPMC		ON	ON	
MB91F523FUCPMC			OFF	
MB91F523FHCPMC		OFF	ON	
MB91F523FKCPMC			OFF	
MB91F522FSCPMC		ON	ON	
MB91F522FUCPMC			OFF	
MB91F522FHCPMC		OFF	ON	
MB91F522FKCPMC			OFF	



15. Ordering Information MB91F52xxxD

Part number	Sub clock	CSV Initial value	LVD Initial value	Package*
MB91F526LWDPMC	Yes	ON	ON	
MB91F526LJDPMC		OFF	ON	
MB91F525LWDPMC		ON	ON	
MB91F525LJDPMC		OFF	ON	
MB91F524LWDPMC		ON	ON	
MB91F524LJDPMC		OFF	ON	
MB91F523LWDPMC		ON	ON	
MB91F523LJDPMC		OFF	ON	
MB91F522LWDPMC		ON	ON	
MB91F522LJDPMC		OFF	ON	LQP · 176 pin,
MB91F526LSDPMC	None	ON	ON	Plastic
MB91F526LHDPMC		OFF	ON	
MB91F525LSDPMC		ON	ON	
MB91F525LHDPMC		OFF	ON	
MB91F524LSDPMC		ON	ON	
MB91F524LHDPMC		OFF	ON	
MB91F523LSDPMC		ON	ON	
MB91F523LHDPMC		OFF	ON	
MB91F522LSDPMC		ON	ON	
MB91F522LHDPMC		OFF	ON	
MB91F526KWDPMC	Yes	ON	ON	
MB91F526KJDPMC		OFF	ON	
MB91F525KWDPMC		ON	ON	
MB91F525KJDPMC		OFF	ON	
MB91F524KWDPMC		ON	ON	
MB91F524KJDPMC		OFF	ON	
MB91F523KWDPMC		ON	ON	
MB91F523KJDPMC		OFF	ON	
MB91F522KWDPMC		ON	ON	
MB91F522KJDPMC		OFF	ON	LQS • 144 pin, (Lead pitch 0.5mm)
MB91F526KSDPMC	None	ON	ON	Plastic
MB91F526KHDPMC		OFF	ON	
MB91F525KSDPMC		ON	ON	
MB91F525KHDPMC		OFF	ON	
MB91F524KSDPMC		ON	ON	
MB91F524KHDPMC		OFF	ON	
MB91F523KSDPMC		ON	ON	
MB91F523KHDPMC		OFF	ON	
MB91F522KSDPMC		ON	ON	
MB91F522KHDPMC		OFF	ON	



Part number	Sub clock	CSV Initial value	LVD Initial value	Package*
MB91F526BWDPMC1	Yes	ON	ON	
MB91F526BJDPMC1		OFF	ON	
MB91F525BWDPMC1		ON	ON	
MB91F525BJDPMC1		OFF	ON	
MB91F524BWDPMC1		ON	ON	
MB91F524BJDPMC1		OFF	ON	
MB91F523BWDPMC1		ON	ON	
MB91F523BJDPMC1		OFF	ON	
MB91F522BWDPMC1		ON	ON	
MB91F522BJDPMC1		OFF	ON	LQD · 64 pin,
MB91F526BSDPMC1	None	ON	ON	Plastic
MB91F526BHDPMC1		OFF	ON	
MB91F525BSDPMC1		ON	ON	
MB91F525BHDPMC1		OFF	ON	
MB91F524BSDPMC1		ON	ON	
MB91F524BHDPMC1		OFF	ON	
MB91F523BSDPMC1		ON	ON	
MB91F523BHDPMC1		OFF	ON	
MB91F522BSDPMC1		ON	ON	
MB91F522BHDPMC1		OFF	ON	

^{*:} For details of the package, see " \blacksquare PACKAGE DIMENSIONS ".



Page	Section	Change Results
		- Bottom
14	14 ■Pin Assignment MB91F52xD	40 VCC 39 POST/DACO.PPG7_0INT8_0 38 POST.SCAN_0/ANI/PPG2_0 37 POSI.SCITS_0/SDAS/ANO.PPG1_0 38 POTS.SCK_5_0/SCLS/ANI/SPFCK_L_I/INT4_1 39 POST.SCK_5_0/SCLS/ANI/SPCK_1_I/INT5_0 30 POST.SCK_4_2/ANI/SICUI_2/MONCLK 31 POST.SCK_4_2/ANI/SICUI_2/MONCLK 32 POST.SCK_4_2/ANI/SICUI_2/MONCLK 33 POST.SCK_4_2/ANI/SICUI_2/MONCLK 34 POST.SCK_4_2/ANI/SICUI_2/MONCLK 35 POST.SCK_1_0/ANI/SPFCK_2_0/ANI/_IPPG43_1 36 POST.SCK_1_0/ANI/SPFCK_2_0/ANI/_IPPG43_1 37 POSI/SCK_1_0/ANI/SPFCK_2_0/ANI/_IPPG43_1 38 POSI/SCK_1_1/ANI/ICUS_0/PPG3_1/ICU3_1/TOTS_1/INT13_1 29 POSI/SOTIO_1/ANI/ICUS_0/TRGO_2/PPG1_1/ICU1_1/TIN6_1 24 POST/SCK_10_1/ANI/2/ICUS_0/TRGO_2/PPG1_1/ICU1_1/TIN6_1 25 AVEII 26 POST/SCK_10_1/ANI/ANI/PPG37_0/TIN4_1 27 POSI/SINI_0_0/ANI/AS/PPG37_0/TIN4_1 28 POST/SCK_10_1/ANI/AS/PPG37_0/TIN4_1
		21 22 23 24 25 26 27 27 28 29 30 31 31 31 31 31 31 31 31 31 31 31 31 31
		VCC P087/JAC00PPG7_0INT8_0 P087/JAC00PPG7_0INT8_0 P087/SINS_0/AN1/PPG2_0 P081/SIOTS_0/SDAS/AN0/PPG1_0 P153/SCK5_0/SCL5/AN32/FRCK1_I/INT4_1 P07/SIN4_0/AN34/CU2_2/INTS_0 P07/SCK4_2/AN35/CU1_2/MONCLK P067/AN36/FRCK5_0/AIN0_1 P064/SCS42_0/AN36/FRCK4_0/BIN0_1 P064/SCS42_0/AN36/FRCK2_0/AN1_I/PPG43_1 P063/SCS41_0/AN36/PPG3_1/FRCK4_0/BIN1_1 P063/SCS41_0/AN36/PPG3_1/FRCK_0/0TOT7_1/ZIN1_1 P063/SCS10_1/SCS40_0/AN40/PPG3_1/TCU3_1/TOT6_1/INT13_1 P063/SCS10_1/SCS40_0/AN40/PPG3_1/FCK0_0/TOT7_1/ZIN1_1 P063/SCS10_1/SCS40_0/AN40/PPG3_1/TCU3_1/TOT6_1/INT13_1 AVS1/AVRL1 AVS1/AVRL1 AVS1/AVRL1 P057/SCK10_1/AN42/JCU8_0/TRG0_2/PPG1_1/ICU1_1/TIN6_1 P057/SCK10_1/AN43/PPG37_0/TIN4_1 P057/SCK10_1/AN43/PPG37_0/TIN4_1



Page	Section	Change Results
14	■Pin Assignment MB91F52xD	80 VCC 80 VCC 78 POIL/WOT/SOTZ_LIN/T3_1 78 POMS-SCS_2_0ADTG_LIN/T3_1 77 POMS-SCS_2_0ADTG_LIN/T3_1 78 POMS-SCS_2_0ADTG_LIN/T3_1 79 POSS-SCK_2_0ADTG_LIN/T3_1 70 POMS-SCK_2_0ADTG_LIN/T3_0 71 POMS-SCK_2_0ADTG_LIN/T3_0 72 POMS-SCK_2_0ADTG_LIN/T3_0 73 VSS 74 C 75 POM/TIOAL_1 74 C 75 POM/TIOAL_1 75 POMS-SCK_2_0ADTG_LIN/T3_0 76 POMS-SCK_2_0ADTG_LIN/T3_0 77 POMS-SCK_2_0ADTG_LIN/T3_0 78 POMS-SCK_2_0ADTG_LIN/T3_0 79 POMS-SCK_2_0ADTG_LIN/T3_0 70 NS-PLOS-SCK_2_0ADTG_LIN/T3_0 70 NS-PLOS-SCK_2_0ADTG_LIN/T3_0 71 NOA-PLOS-SCK_2_0ADTG_LIN/T3_0 72 POMS-SCK_2_0ADTG_LIN/T3_0 73 POMS-SCK_2_0ADTG_LIN/T3_0 74 C 75 POMS-SCK_2_0ADTG_LIN/T3_0 76 POMS-SCK_2_0ADTG_LIN/T3_0 77 POMS-SCK_2_0ADTG_LIN/T3_0 78 POMS-SCK_2_0ADTG_LIN/T3_0 79 POMS-SCK_2_0ADTG_LIN/T3_0 70 POMS-SCK_2_0ADTG_LIN/T3_0 70 POMS-SCK_2_0ADTG_LIN/T3_0 71 NOA-SCK_2_0ADTG_LIN/T3_0 72 POMS-SCK_2_0ADTG_LIN/T3_0 73 POMS-SCK_2_0ADTG_LIN/T3_0 74 POMS-SCK_2_0ADTG_LIN/T3_0 75 POMS-SCK_2_0ADTG_LIN/T3_0 76 POMS-SCK_2_0ADTG_LIN/T3_0 77 POMS-SCK_2_0ADTG_LIN/T3_0AD
14	■Pin Assignment MB91F52xD	The following note added on the bottom left of Figure. * In a single clock product, pin 71 and pin 72 are the general-purpose ports.



Page	Section		Change Results					
		A List o	of "Pin [Descrip	tion" mo	odified.		
		(Error)						
				Pin			ı	Pin
		64	80	100	120	144	176	Name
								P000
								D16
		-	-	94	111	131	159	SIN1_0
								TIOA0_1 INT2_0
								P001
33 ■ PI	■PIN Description	-	75	95	112	132	160	D17
								SOT1_0 TIOA1 1
				<u>I</u>			<u>I</u>	110711_1
		(Correc	(Correct)					
			Pin no.				Pin	
		64	80	100	120	144	176	Name
								P000
								D16 *4, *5
			-	94 *1	111 *1	131	159	SIN1 0
								TIOA0_1 *4
								INT2_0
			*4	*4	*4			P001 D17 ^{*3, *4, *5}
		-	75 ^{*1}	95 ^{*1}	112*1	132	160	SOT1_0 ^{*3}
								TIOA1 1



Page	Section	Change Results		
Rev *C	I			
2	Features Peripheral Functions	The following sentence modified in I2C as following: (Error) < I2C > 2 channels ch.3 , ch.4 Standard mode/high-speed mode supported. Standard mode (Max. 100kbps) / high-speed mode (Max. 400kbps) supported (Correct) < I2C > 2 channels ch.3 , ch.4 Standard mode/fast mode supported. Standard mode (Max. 100kbps) / fast mode (Max. 400kbps)		
5,6,7,8,9 ,10	1. Product Lineup	The following *2 added as follows: (Error) Power supply (Correct) Power supply 2.7 V to 5.5 V (2.7 V to 5.5 V)		
5,6,7,8,9 ,10	1. Product Lineup	The following sentence added as follows: (Correct) *2: Detection voltage of the external low voltage detection reset (initial) is 2.8V±8% (2.576V to 3.024V). This detection voltage (2.576V) is below the minimum operation guarantee voltage (2.7V). Between this detection voltage and the minimum operation guarantee voltage, MCU functions are not guaranteed except for the low voltage detector. Note that although the detection level is below the minimum operation guarantee voltage, the LVD reset factor flag is set as the voltage drops below the detection level.		
8, 9, 10,	1. Product Lineup	The following sentence modified in the bottom of Product lineup comparison table as following: (Error) *1: Only channel 3 and channel 4 support the I2C (high-speed mode/standard mode). (Correct)		
11	1 Product Linguin	*1: Only channel 3 and channel 4 support the I2C (fast mode/standard mode).		
11	Product Lineup	Added silicon version E		



Page	Section	Change Results
142,143	11. Electrical Characteristics Recommended operating conditions	The following sentence should be modified as follows: (Error) *1: When it is used outside recommended operation guarantee range (range of the operation guarantee), contact your sales representative. Detection voltage of the external low voltage detection reset (initial) is 2.8V±8% (2.576V to 3.024V). This detection voltage (2.576V) is below the minimum operation guarantee voltage (2.7V). Between this detection voltage and the minimum operation guarantee voltage, MCU functions are not guaranteed except for the low voltage detector. Note that although the detection level is below the minimum operation guarantee voltage, the LVD reset factor flag is set as the voltage drops below the detection level. (Correct) *1: When it is used outside recommended operation guarantee range (range of the operation guarantee), contact your sales representative. The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.
146	11. Electrical Characteristics DC Characteristics	Pin name of R _{UP3} should be modified as follows: (Error) Port pin other than P035,041,093,122 (Correct) Port pin other than P035,041,073,074,076,077,093,122
187	11. Electrical Characteristics (8) Low voltage detection (External low-voltage detection)	Note of Detection voltage should be added as follows: (Correct) Detection voltage *3 *3: The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting cannot be used to reliably generate a reset before voltage dips below minimum guaranteed MCU operation voltage, as this detection level is below the minimum guaranteed MCU operation voltage (2.7V). Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.