



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, EBI/EMI, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	152
Program Memory Size	1.0625MB (1.0625M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 48x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb91f526lubpmc-gsk5e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb91f526lubpmc-gsk5e1</a>

- Power-on reset
- Low-voltage detection reset (independently monitor the external power supply and the internal power supply)
  - The external power supply can select initial value ON/OFF by the part number.
- Device Package : 176/144/120/100/80/64
- CMOS 90nm Technology
- Power supplies
  - 5V Power supply
  - The internal 1.2V is generated from 5V with the voltage step-down circuit


## Contents

1. Product Lineup .....	5
2. Pin Assignment .....	12
3. Pin Description .....	18
4. I/O Circuit Type .....	36
5. Handling Precautions .....	41
6. Handling Devices .....	45
7. Block Diagram.....	48
8. Memory Map .....	54
9. I/O Map.....	56
10. Interrupt Vector Table .....	117
11. Electrical Characteristics.....	141
12. EXAMPLE CHARACTERISTICS .....	201
13. Ordering Information MB91F52xxxB <sup>*1</sup> .....	204
14. Ordering Information MB91F52xxxC <sup>*1</sup> .....	211
15. Ordering Information MB91F52xxxD .....	218
16. Ordering Information MB91F52xxxE.....	222
17. Package Dimensions .....	226
18. Errata.....	233
19. Major Changes .....	236

**MB91F52xJ**

MB91F522J, MB91F523J, MB91F524J, MB91F525J, MB91F526J

(TOP VIEW)



\* In a single clock product, pin 102 and pin 103 are the general-purpose ports.

Code: DS00-00004-2Ea

■ Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

■ Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

■ Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

**CAUTION:** Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

## 2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

■ Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

■ Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

■ Lead-Free Packaging

**CAUTION:** When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
0008A0 <sub>H</sub>	WRAR04 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008A4 <sub>H</sub>	WRDR04 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008A8 <sub>H</sub>	WRAR05 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008AC <sub>H</sub>	WRDR05 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008B0 <sub>H</sub>	WRAR06 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008B4 <sub>H</sub>	WRDR06 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008B8 <sub>H</sub>	WRAR07 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008BC <sub>H</sub>	WRDR07 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008C0 <sub>H</sub>	WRAR08 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008C4 <sub>H</sub>	WRDR08 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008C8 <sub>H</sub>	WRAR09 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--				Wild Register [S]	
0008CC <sub>H</sub>	WRDR09 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008D0 <sub>H</sub>	WRAR10 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008D4 <sub>H</sub>	WRDR10 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008D8 <sub>H</sub>	WRAR11 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008DC <sub>H</sub>	WRDR11 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008E0 <sub>H</sub>	WRAR12 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008E4 <sub>H</sub>	WRDR12 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008E8 <sub>H</sub>	WRAR13 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					
0008EC <sub>H</sub>	WRDR13 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008F0 <sub>H</sub>	WRAR14 [R/W] W ----- XXXXXX XXXXXXXX XXXXXX--					

Address	Address offset value / Register name				Block		
	+0	+1	+2	+3			
000C4CH	DDAR4 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX						
000C50H	DCCR5 [R/W] W 0----000 --0--00 00000000 0-000000						
000C54H	DCSR5 [R/W] H 0----- ----000		DTCR5 [R/W] H 00000000 00000000				
000C58H	DSAR5 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX						
000C5CH	DDAR5 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX						
000C60H	DCCR6 [R/W] W 0----000 --0--00 00000000 0-000000						
000C64H	DCSR6 [R/W] H 0----- ----000		DTCR6 [R/W] H 00000000 00000000				
000C68H	DSAR6 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX						
000C6CH	DDAR6 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX						
000C70H	DCCR7 [R/W] W 0----000 --0--00 00000000 0-000000						
000C74H	DCSR7 [R/W] H 0----- ----000		DTCR7 [R/W] H 00000000 00000000				
000C78H	DSAR7 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX						
000C7CH	DDAR7 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX						
000C80H	DCCR8 [R/W] W 0----000 --0--00 00000000 0-000000						
000C84H	DCSR8 [R/W] H 0----- ----000		DTCR8 [R/W] H 00000000 00000000				
000C88H	DSAR8 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX						
000C8CH	DDAR8 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX						
000C90H	DCCR9 [R/W] W 0----000 --0--00 00000000 0-000000						
000C94H	DCSR9 [R/W] H 0----- ----000		DTCR9 [R/W] H 00000000 00000000				
000C98H	DSAR9 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX						
000C9CH	DDAR9 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX						

DMA  
Controller  
[S]

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001804 <sub>H</sub>	—	— /(SCSFR24) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR14) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR04) [R/W] B,H,W ----- * <sup>3</sup>	Multi-UART4
001808 <sub>H</sub>	—/(TBYTE34)/ (LAMESR4) [R/W] B,H,W ----- * <sup>3</sup>	—/(TBYTE24)/ (LAMERT4) [R/W] B,H,W ----- * <sup>3</sup>	—/(TBYTE14)/ (LAMIER4) [R/W] B,H,W ----- * <sup>3</sup>	TBYTE04/(LAMRID4) / (LAMTID4) [R/W] B,H,W 00000000	*3: Reserved because CSIO mode is not set immediately after reset.
00180C <sub>H</sub>	BGR4[R/W] H, W 00000000 00000000		— /(ISMK4)[R/W] B,H,W ----- * <sup>2</sup>	— /(ISBA4)[R/W] B,H,W ----- * <sup>2</sup>	*4: Reserved because LIN2.1 mode is not set immediately after reset.
001810 <sub>H</sub>	FCR14[R/W] B,H,W ---00100	FCR04[R/W] B,H,W -0000000	FBYTE4[R/W] B,H,W 00000000 00000000		Multi-UART5
001814 <sub>H</sub>	FTICR4[R/W] B,H,W 00000000 00000000		—	—	
001818 <sub>H</sub>	SCR5/(IBCR5) [R/W] B,H,W 0--00000	SMR5[R/W] B,H,W 000-00-0	SSR5[R/W] B,H,W 0-000011	ESCR5/(IBSR5)[R/W] ] B,H,W 00000000	
00181C <sub>H</sub>	— /(RDR15/(TDR15))[R/W] B,H,W ----- * <sup>3</sup>		RDR05/(TDR05)[R/W] B,H,W -----0 00000000 * <sup>1</sup>		
001820 <sub>H</sub>	SACSR5[R/W] B,H,W 0---000 00000000		STMR5[R] B,H,W 00000000 00000000		*1: Byte access is possible only for access to lower 8 bits.
001824 <sub>H</sub>	STMCR5[R/W] B,H,W 00000000 00000000		— /(SCSCR5/SFUR5)[R/W] B,H,W ----- * <sup>3</sup> * <sup>4</sup>		
001828 <sub>H</sub>	— /(SCSTR35)/ (LAMSR5) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR25)/ (LAMCR5) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR15)/ (SFLR15) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSTR05)/ (SFLR05) [R/W] B,H,W ----- * <sup>3</sup>	*2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.
00182C <sub>H</sub>	—	— /(SCSFR25) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR15) [R/W] B,H,W ----- * <sup>3</sup>	— /(SCSFR05) [R/W] B,H,W ----- * <sup>3</sup>	*3: Reserved because CSIO mode is not set immediately after reset.
001830 <sub>H</sub>	—/(TBYTE35)/ (LAMESR5) [R/W] B,H,W ----- * <sup>3</sup>	—/(TBYTE25)/ (LAMERT5) [R/W] B,H,W ----- * <sup>3</sup>	—/(TBYTE15)/ (LAMIER5) [R/W] B,H,W ----- * <sup>3</sup>	TBYTE05/(LAMRID5) / (LAMTID5) [R/W] B,H,W 00000000	*4: Reserved because LIN2.1 mode is not set immediately after reset.
001834 <sub>H</sub>	BGR5[R/W] H, W 00000000 00000000		— /(ISMK5)[R/W] B,H,W ----- * <sup>2</sup>	— /(ISBA5)[R/W] B,H,W ----- * <sup>2</sup>	
001838 <sub>H</sub>	FCR15[R/W] B,H,W ---00100	FCR05[R/W] B,H,W -0000000	FBYTE5[R/W] B,H,W 00000000 00000000		
00183C <sub>H</sub>	FTICR5[R/W] B,H,W 00000000 00000000		—	—	

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexa decimal				
Multi-function serial interface ch.4 (reception completed)	28	1C	ICR12	38C <sub>H</sub>	000FFF8C <sub>H</sub>	12* <sup>1</sup>
Multi-function serial interface ch.4 (status)						
Multi-function serial interface ch.4 (transmission completed)	29	1D	ICR13	388 <sub>H</sub>	000FFF88 <sub>H</sub>	13
Multi-function serial interface ch.5 (reception completed)	30	1E	ICR14	384 <sub>H</sub>	000FFF84 <sub>H</sub>	14* <sup>1</sup>
Multi-function serial interface ch.5 (status)						
Multi-function serial interface ch.5 (transmission completed)	31	1F	ICR15	380 <sub>H</sub>	000FFF80 <sub>H</sub>	15
Multi-function serial interface ch.6 (reception completed)	32	20	ICR16	37C <sub>H</sub>	000FFF7C <sub>H</sub>	16* <sup>1</sup>
Multi-function serial interface ch.6 (status)						
Multi-function serial interface ch.6 (transmission completed)	33	21	ICR17	378 <sub>H</sub>	000FFF78 <sub>H</sub>	17
CAN0	34	22	ICR18	374 <sub>H</sub>	000FFF74 <sub>H</sub>	-
CAN1	35	23	ICR19	370 <sub>H</sub>	000FFF70 <sub>H</sub>	-
RAM diagnosis end						
RAM initialization completion						
Error generation during RAM diagnosis						
Backup RAM diagnosis end						
Backup RAM initialization completion						
Error generation during Backup RAM diagnosis						
CAN2	36	24	ICR20	36C <sub>H</sub>	000FFF6C <sub>H</sub>	-
Up/down counter 0						
Up/down counter 1						
Real time clock						
-	38	26	ICR22	364 <sub>H</sub>	000FFF64 <sub>H</sub>	-* <sup>6</sup>
16-bit Free-run timer 0 (0 detection) / (compare clear)	39	27	ICR23	360 <sub>H</sub>	000FFF60 <sub>H</sub>	23
PPG 1/10/11/20/30/31	40	28	ICR24	35C <sub>H</sub>	000FFF5C <sub>H</sub>	24* <sup>3</sup>
16-bit Free-run timer 1 (0 detection) / (compare clear)						
PPG 2/3/12/13/23/43						
16-bit Free-run timer 2 (0 detection) / (compare clear)	41	29	ICR25	358 <sub>H</sub>	000FFF58 <sub>H</sub>	25* <sup>3</sup>
PPG 4/24/35	42	2A	ICR26	354 <sub>H</sub>	000FFF54 <sub>H</sub>	26* <sup>3</sup>
PPG 7/16/17/27/37	43	2B	ICR27	350 <sub>H</sub>	000FFF50 <sub>H</sub>	27* <sup>3</sup>
PPG 19	44	2C	ICR28	34C <sub>H</sub>	000FFF4C <sub>H</sub>	28* <sup>3</sup>
16-bit ICU 0 (fetching) / 16-bit ICU 1 (fetching)	45	2D	ICR29	348 <sub>H</sub>	000FFF48 <sub>H</sub>	29
Main timer	46	2E	ICR30	344 <sub>H</sub>	000FFF44 <sub>H</sub>	30
Sub timer						
PLL timer						
16-bit ICU 2 (fetching) /16-bit ICU 3 (fetching)						

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexa decimal				
Clock calibration unit (sub oscillation)	47	2F	ICR31	340 <sub>H</sub>	000FFF40 <sub>H</sub>	31* <sup>1,*4</sup>
Multi-function serial interface ch.9 (reception completed)						
Multi-function serial interface ch.9 (status)						
A/D converter 0/1/7/10/11/14/15/16/17/22/27/28/31	48	30	ICR32	33C <sub>H</sub>	000FFF3C <sub>H</sub>	32
Clock calibration unit (CR oscillation)	49	31	ICR33	338 <sub>H</sub>	000FFF38 <sub>H</sub>	33
Multi-function serial interface ch.9 (transmission completed)						
16-bit OCU 0 (match) / 16-bit OCU 1 (match)						
32-bit Free-run timer 4	50	32	ICR34	334 <sub>H</sub>	000FFF34 <sub>H</sub>	34* <sup>5</sup>
16-bit OCU 2 (match) / 16-bit OCU 3 (match)						
16-bit OCU 4 (match) / 16-bit OCU 5 (match)	51	33	ICR35	330 <sub>H</sub>	000FFF30 <sub>H</sub>	35
32-bit ICU6 (fetching/measurement)	52	34	ICR36	32C <sub>H</sub>	000FFF2C <sub>H</sub>	36* <sup>1</sup>
Multi-function serial interface ch.10 (reception completed)						
Multi-function serial interface ch.10 (status)						
Multi-function serial interface ch.10 (transmission completed)	53	35	ICR37	328 <sub>H</sub>	000FFF28 <sub>H</sub>	37
32-bit ICU8 (fetching/measurement)	54	36	ICR38	324 <sub>H</sub>	000FFF24 <sub>H</sub>	38* <sup>1</sup>
Multi-function serial interface ch.11 (reception completed)						
Multi-function serial interface ch.11 (status)						
32-bit ICU9 (fetching/measurement)	55	37	ICR39	320 <sub>H</sub>	000FFF20 <sub>H</sub>	39
WG dead timer underflow 0 / 1 / 2						
WG dead timer reload 0 / 1 / 2						
WG DTTI 0						
32-bit ICU4 (fetching/measurement)	56	38	ICR40	31C <sub>H</sub>	000FFF1C <sub>H</sub>	40
Multi-function serial interface ch.11 (transmission completed)						
32-bit ICU5 (fetching/measurement)	57	39	ICR41	318 <sub>H</sub>	000FFF18 <sub>H</sub>	41
A/D converter 32/34/35/37/38/40/41/42/43/44/45/46/47						
32-bit OCU7/11 (match)	58	3A	ICR42	314 <sub>H</sub>	000FFF14 <sub>H</sub>	42
32-bit OCU8/9 (match)	59	3B	ICR43	310 <sub>H</sub>	000FFF10 <sub>H</sub>	43
-	60	3C	ICR44	30C <sub>H</sub>	000FFF0C <sub>H</sub>	* <sup>6</sup>
-	61	3D	ICR45	308 <sub>H</sub>	000FFF08 <sub>H</sub>	-
-						
DMAC0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304 <sub>H</sub>	000FFF04 <sub>H</sub>	-
Delay interrupt	63	3F	ICR47	300 <sub>H</sub>	000FFF00 <sub>H</sub>	-
System reserved (Used for REALOS <sup>TM,*8</sup> )	64	40	-	2FC <sub>H</sub>	000FFEFC <sub>H</sub>	-
System reserved (Used for REALOS)	65	41	-	2F8 <sub>H</sub>	000FFEF8 <sub>H</sub>	-

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexadecimal				
32-bit ICU5 (fetching/measurement)						
A/D converter 32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/47	57	39	ICR41	318 <sub>H</sub>	000FFF18 <sub>H</sub>	41
32-bit OCU 6/7/10/11 (match)	58	3A	ICR42	314 <sub>H</sub>	000FFF14 <sub>H</sub>	42
32-bit OCU 8/9 (match)	59	3B	ICR43	310 <sub>H</sub>	000FFF10 <sub>H</sub>	43
-	60	3C	ICR44	30C <sub>H</sub>	000FFF0C <sub>H</sub>	44
-						
Base timer 1 IRQ0						
Base timer 1 IRQ1	61	3D	ICR45	308 <sub>H</sub>	000FFF08 <sub>H</sub>	45
-						
-						
DMAC 0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304 <sub>H</sub>	000FFF04 <sub>H</sub>	-
Delay interrupt	63	3F	ICR47	300 <sub>H</sub>	000FFF00 <sub>H</sub>	-
System reserved (Used for REALOS)	64	40	-	2FC <sub>H</sub>	000FFEFC <sub>H</sub>	-
System reserved (Used for REALOS)	65	41	-	2F8 <sub>H</sub>	000FFEF8 <sub>H</sub>	-
Used with the INT instruction	66	42	-	2F4 <sub>H</sub>	000FFEF4 <sub>H</sub>	-
			-			-
	255	FF		000 <sub>H</sub>	000FFC00 <sub>H</sub>	

Note: It does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

\*1: It does not support a DMA transfer by the status of the multi-function serial interface and I<sup>2</sup>C reception.

\*2: Reload timer ch.4 to ch.7 do not support a DMA transfer by the interrupt.

\*3: PPG ch.24 to ch.47 do not support a DMA transfer by the interrupt.

\*4: The clock calibration unit does not support a DMA transfer by the interrupt.

\*5: 32-bit Free-run timer ch.3, ch.4 and ch.5 do not support a DMA transfer by the interrupt.

\*6: There is no resource corresponding to the interrupt level.

\*7: It does not support a DMA transfer by the external low-voltage detection interrupt.

**DC Characteristics**


(T<sub>A</sub>: -40°C to +105°C, V<sub>CC</sub>=AV<sub>CC</sub>=5.0V±10%/3.3V±0.3V, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks	
				Min	Typ	Max			
Power supply current	I <sub>CC5</sub>	VCC	Operating frequency F <sub>CP</sub> =80MHz, F <sub>CPP</sub> =40MHz, at normal operation	-	60	80	mA		
			Operating frequency F <sub>CP</sub> =80MHz, F <sub>CPP</sub> =40MHz, at Flash write	-	70	90	mA		
			Operating frequency F <sub>CP</sub> =80MHz, F <sub>CPP</sub> =40MHz, at Flash erase	-	70	90	mA		
			Operating frequency F <sub>CP</sub> =64MHz, F <sub>CPP</sub> =32MHz, at normal operation	-	54	71	mA		
			Operating frequency F <sub>CP</sub> =64MHz, F <sub>CPP</sub> =32MHz, at Flash write	-	64	81	mA		
			Operating frequency F <sub>CP</sub> =64MHz, F <sub>CPP</sub> =32MHz, at Flash erase	-	64	81	mA		
			Operating frequency F <sub>CP</sub> =48MHz, F <sub>CPP</sub> =24MHz, at normal operation	-	46	62	mA		
			Operating frequency F <sub>CP</sub> =48MHz, F <sub>CPP</sub> =24MHz, at Flash write	-	56	72	mA		
			Operating frequency F <sub>CP</sub> =48MHz, F <sub>CPP</sub> =24MHz, at Flash erase	-	56	72	mA		
	I <sub>CCS5</sub>		Operating frequency F <sub>CP</sub> =80MHz, F <sub>CPP</sub> =40MHz, at CPU sleep mode	-	45	61	mA		
	I <sub>CCBS5</sub>		Operating frequency F <sub>CP</sub> =80MHz, F <sub>CPP</sub> =40MHz, at bus sleep mode	-	23	51	mA		
Power supply current	I <sub>CC5</sub>		Watch mode	When using crystal 4MHz T <sub>A</sub> =+25°C*	-	1500	2610	μA	
				When using built-in CR clock 50kHz T <sub>A</sub> =+25°C*	-	450	2000		
				When using sub clock 32kHz T <sub>A</sub> =+25°C*	-	460	2000		
	I <sub>CC5</sub>		Stop mode	T <sub>A</sub> =+25°C*	-	450	2000	μA	
	I <sub>CC52</sub>		Watch mode (power off)	When using crystal 4MHz T <sub>A</sub> =+25°C*	-	1100	1300	μA	
				When using built-in CR clock 50kHz, T <sub>A</sub> =+25°C*	-	77	267		
				When using sub clock 32kHz T <sub>A</sub> =+25°C*	-	100	285		
	I <sub>CC52</sub>		Stop mode (power off)	T <sub>A</sub> =+25°C*	-	74	265	μA	
								LVD/RTC operation, Backup RAM 8KB retention	
								Backup RAM 8KB retention	


( $T_A$ : -40°C to +125°C,  $V_{CC} = AV_{CC} = 5.0V \pm 10\% / 3.3V \pm 0.3V$ ,  $V_{SS} = AV_{SS} = 0.0V$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I <sub>CC5</sub>	V <sub>CC</sub>	Operating frequency $F_{CP}=80MHz$ , $F_{CPP}=40MHz$ , at normal operation	-	60	102	mA	
			Operating frequency $F_{CP}=80MHz$ , $F_{CPP}=40MHz$ , at Flash write	-	70	115	mA	
			Operating frequency $F_{CP}=80MHz$ , $F_{CPP}=40MHz$ , at Flash erase	-	70	115	mA	
			Operating frequency $F_{CP}=64MHz$ , $F_{CPP}=32MHz$ , at normal operation	-	54	92	mA	
			Operating frequency $F_{CP}=64MHz$ , $F_{CPP}=32MHz$ , at Flash write	-	64	105	mA	
			Operating frequency $F_{CP}=64MHz$ , $F_{CPP}=32MHz$ , at Flash erase	-	64	105	mA	
			Operating frequency $F_{CP}=48MHz$ , $F_{CPP}=24MHz$ , at normal operation	-	46	82	mA	
			Operating frequency $F_{CP}=48MHz$ , $F_{CPP}=24MHz$ , at Flash write	-	56	95	mA	
			Operating frequency $F_{CP}=48MHz$ , $F_{CPP}=24MHz$ , at Flash erase	-	56	95	mA	
	I <sub>CCS5</sub>		Operating frequency $F_{CP}=80MHz$ , $F_{CPP}=40MHz$ , at CPU sleep mode	-	45	82	mA	
	I <sub>CCBS5</sub>		Operating frequency $F_{CP}=80MHz$ , $F_{CPP}=40MHz$ , at bus sleep mode	-	23	72	mA	
	I <sub>CC5</sub>		Watch mode	When using crystal 4MHz $T_A=+25^\circ C^*$	-	1500	2610	$\mu A$
				When using built-in CR clock 50kHz $T_A=+25^\circ C^*$	-	450	2000	
				When using sub clock 32kHz $T_A=+25^\circ C^*$	-	460	2000	
	I <sub>CC5</sub>		Stop mode	$T_A=+25^\circ C^*$	-	450	2000	$\mu A$
	I <sub>CC52</sub>		Watch mode (power off)	When using crystal 4MHz $T_A=+25^\circ C^*$	-	1100	1300	$\mu A$
				When using built-in CR clock 50kHz, $T_A=+25^\circ C^*$	-	77	267	
				When using sub clock 32kHz $T_A=+25^\circ C^*$	-	100	285	
	I <sub>CC52</sub>		Stop mode (power off)	$T_A=+25^\circ C^*$	-	74	265	$\mu A$
								Backup RAM 8KB retention

Internal shift clock mode



• External shift clock mode



Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS↓→SCK↑ setup time	t <sub>CSSE</sub>	SCK1 to SCK11 SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t <sub>CPP</sub> +30	-	ns	External shift clock mode output pin: C <sub>L</sub> =50pF
SCK↓→SCS↑ hold time	t <sub>CSHE</sub>	+0		-	ns		
SCS deselect time	t <sub>CSDE</sub>	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		3t <sub>CPP</sub> +30	-	ns	
SCS↓→SOT delay time	t <sub>DSE</sub>	SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11 SOT1 , SOT2, SOT5 to SOT11	-	-	40	ns	External shift clock mode output pin: C <sub>L</sub> =50pF
		SCS3, SCS40 to SCS43 SOT3 , SOT4		-	300	ns	
SCS↑→SOT delay time	t <sub>DEE</sub>	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11 SOT1 to SOT11	-	+0	-	ns	External shift clock mode output pin: C <sub>L</sub> =50pF
SCK↑→SCS↓ clock switch time	t <sub>SCC</sub>	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	3t <sub>CPP</sub> -10	3t <sub>CPP</sub> +50	ns	Internal shift clock mode Round operation output pin: C <sub>L</sub> =50pF
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		3t <sub>CPP</sub> -300	3t <sub>CPP</sub> +50	ns	



\*1: t<sub>CSsu</sub>=SCSTR:CSSU7-0×Serial chip select timing operating clock

\*2: t<sub>CSHD</sub>=SCSTR:CSHD7-0×Serial chip select timing operating clock

\*3: t<sub>CSDS</sub>=SCSTR:CSDS15-0×Serial chip select timing operating clock


Regardless of the deselect time setting, once after the serial chip select pin becomes inactive, it will take at least five peripheral bus clock cycles to be active again

Please see the hardware manual for details of above-mentioned \*1,\*2, and \*3



" $t_{SUDAT} \geq 250$  ns".

\*4:  $t_{CPP}$  is the peripheral clock cycle time. Adjust the clock of the bus in the surrounding to 8MHz or more when use I<sup>2</sup>C.




Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
WRnX delay time	$t_{CHWL}$ , $t_{CHWH}$	SYSCLK WR0X, WR1X	0.5	18	ns	
WRnX minimum pulse	$t_{WLWH}$	WR0X, WR1X	$t_{CYC} - 10$	-	ns	$WWT=0^{*2}$
SYSCLK↑→ data output time	$t_{CHDV}$	SYSCLK D16 to D31	0.5	18	ns	
SYSCLK↑→ data hold time	$t_{CHDX}$		-	18	ns	Set WRCS to 1 or more.
SYSCLK↑→ address output time	$t_{CHMAV}$	SYSCLK D16 to D31	0.5	18	ns	
SYSCLK↑→ address hold time	$t_{CHMAX}$		-	18	ns	In multiplex mode, set as follows: <input type="checkbox"/> Set CSWR and CSRD to 2 or more. <input type="checkbox"/> ASCY must satisfy the following conditions because of setting ADCY > ASCY and protocol violation prevention. ADCY +1 ≤ ACS + CSRD ADCY +1 ≤ ACS + CSWR ASCY + 1 ≤ ACS + CSRD ASCY + 1 ≤ ACS + CSWR See Hardware Manual for details.


\*1: Please use it with external load capacity 12pF or less for VCC=3.3V±0.3V (40MHz operation).

\*2: If the bus is expanded by automatic wait insertion or RDY input, add time ( $t_{CYC} \times$  the number of expanded cycles) to the rated value.

External bus I/F (synchronous mode, read operation, and multiplex mode) timing



External bus I/F (synchronous mode, read operation, and split mode) timing



Part number	Sub clock	CSV Initial value	LVD Initial value	Package <sup>*2</sup>
MB91F526DWBPMC	Yes	ON	ON	LQH • 80 pin, Plastic
MB91F526DYBPMC			OFF	
MB91F526DJBPMC		OFF	ON	
MB91F526DLBPMC			OFF	
MB91F525DWBPMC		ON	ON	
MB91F525DYBPMC			OFF	
MB91F525DJBPMC		OFF	ON	
MB91F525DLBPMC			OFF	
MB91F524DWBPMC		ON	ON	
MB91F524DYBPMC			OFF	
MB91F524DJBPMC		OFF	ON	
MB91F524DLBPMC			OFF	
MB91F523DWBPMC		ON	ON	
MB91F523DYBPMC			OFF	
MB91F523DJBPMC		OFF	ON	
MB91F523DLBPMC			OFF	
MB91F522DWBPMC		ON	ON	
MB91F522DYBPMC			OFF	
MB91F522DJBPMC		OFF	ON	
MB91F522DLBPMC			OFF	
MB91F526DSBPMC	None	ON	ON	
MB91F526DUBPMC			OFF	
MB91F526DHBPMC		OFF	ON	
MB91F526DKBPMC			OFF	
MB91F525DSBPMC		ON	ON	
MB91F525DUBPMC			OFF	
MB91F525DHBPMC		OFF	ON	
MB91F525DKBPMC			OFF	
MB91F524DSBPMC		ON	ON	
MB91F524DUBPMC			OFF	
MB91F524DHBPMC		OFF	ON	
MB91F524DKBPMC			OFF	
MB91F523DSBPMC		ON	ON	
MB91F523DUBPMC			OFF	
MB91F523DHBPMC		OFF	ON	
MB91F523DKBPMC			OFF	
MB91F522DSBPMC		ON	ON	
MB91F522DUBPMC			OFF	
MB91F522DHBPMC		OFF	ON	
MB91F522DKBPMC			OFF	

Page	Section	Change Results						
		(Continued) (Correct)						
21, 22	■PIN Description	64	80	100	120	144	176	Pin Name
		7 <sup>*1</sup>	9 <sup>*1</sup>	11 <sup>*1</sup>	14 <sup>*1</sup>	17	21	P034 A06 <sup>*2, *3, *4, *5</sup> OCU11_1 ICU2_3 TIN5_0 RTO0_1 SOT3_2
		8 <sup>*1</sup>	10 <sup>*1</sup>	13	16	19	23	P151 SCK8_0/ SCL8 <sup>*2, *3</sup> OCU9_1 TRG7_0 ICU0_3 TIN7_0 ZIN0_2 DTI1_1
		9 <sup>*1</sup>	11 <sup>*1</sup>	14 <sup>*1</sup>	17 <sup>*1</sup>	20	24	P035 A07 <sup>*2, *3, *4, *5</sup> SIN8_0 <sup>*2, *3</sup> OCU8_1 TOT4_0 AIN0_0 INT11_0
		10 <sup>*1</sup>	12 <sup>*1</sup>	15 <sup>*1</sup>	18 <sup>*1</sup>	21	25	P036 A08 <sup>*2, *3, *4, *5</sup> SCS8_0 <sup>*2, *3</sup> OCU7_1 TOT5_0 BIN0_0
		-	-	16 <sup>*1</sup>	19 <sup>*1</sup>	22	26	P037 A09 <sup>*4, *5</sup> OCU6_1 TOT6_0 ZIN0_0
		-	-	-	-	-	27	P174 TRG8_1