



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, EBI/EMI, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	152
Program Memory Size	1.0625MB (1.0625M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 48x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f526lubpmc-gsk5e1


- Power-on reset
- Low-voltage detection reset (independently monitor the external power supply and the internal power supply)
 - The external power supply can select initial value ON/OFF by the part number.
- Device Package : 176/144/120/100/80/64
- CMOS 90nm Technology
- Power supplies
 - 5V Power supply
 - The internal 1.2V is generated from 5V with the voltage step-down circuit

Contents

1. Product Lineup	5
2. Pin Assignment	12
3. Pin Description	18
4. I/O Circuit Type	36
5. Handling Precautions	41
6. Handling Devices	45
7. Block Diagram	48
8. Memory Map	54
9. I/O Map.....	56
10. Interrupt Vector Table	117
11. Electrical Characteristics.....	141
12. EXAMPLE CHARACTERISTICS	201
13. Ordering Information MB91F52xxxB* ¹	204
14. Ordering Information MB91F52xxxC* ¹	211
15. Ordering Information MB91F52xxxD	218
16. Ordering Information MB91F52xxxE.....	222
17. Package Dimensions	226
18. Errata.....	233
19. Major Changes.....	236

MB91F52xJ

MB91F522J, MB91F523J, MB91F524J, MB91F525J, MB91F526J



* In a single clock product, pin 102 and pin 103 are the general-purpose ports.

■ Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

■ Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

■ Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

■ Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

■ Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

■ Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
0008A0 _H	WRAR04 [R/W] W ----- --XXXXXX XXXXXXXXXX XXXXXX--				Wild Register [S]
0008A4 _H	WRDR04 [R/W] W XXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX				
0008A8 _H	WRAR05 [R/W] W ----- --XXXXXX XXXXXXXXXX XXXXXX--				
0008AC _H	WRDR05 [R/W] W XXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX				
0008B0 _H	WRAR06 [R/W] W ----- --XXXXXX XXXXXXXXXX XXXXXX--				
0008B4 _H	WRDR06 [R/W] W XXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX				
0008B8 _H	WRAR07 [R/W] W ----- --XXXXXX XXXXXXXXXX XXXXXX--				
0008BC _H	WRDR07 [R/W] W XXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX				
0008C0 _H	WRAR08 [R/W] W ----- --XXXXXX XXXXXXXXXX XXXXXX--				
0008C4 _H	WRDR08 [R/W] W XXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX				
0008C8 _H	WRAR09 [R/W] W ----- --XXXXXX XXXXXXXXXX XXXXXX--				
0008CC _H	WRDR09 [R/W] W XXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX				
0008D0 _H	WRAR10 [R/W] W ----- --XXXXXX XXXXXXXXXX XXXXXX--				
0008D4 _H	WRDR10 [R/W] W XXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX				
0008D8 _H	WRAR11 [R/W] W ----- --XXXXXX XXXXXXXXXX XXXXXX--				
0008DC _H	WRDR11 [R/W] W XXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX				
0008E0 _H	WRAR12 [R/W] W ----- --XXXXXX XXXXXXXXXX XXXXXX--				
0008E4 _H	WRDR12 [R/W] W XXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX				
0008E8 _H	WRAR13 [R/W] W ----- --XXXXXX XXXXXXXXXX XXXXXX--				
0008EC _H	WRDR13 [R/W] W XXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX				
0008F0 _H	WRAR14 [R/W] W ----- --XXXXXX XXXXXXXXXX XXXXXX--				

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
000C4C _H	DDAR4 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DMA Controller [S]
000C50 _H	DCCR5 [R/W] W 0----000 --00--00 00000000 0-000000				
000C54 _H	DCSR5 [R/W] H 0----- ----000		DTCR5 [R/W] H 00000000 00000000		
000C58 _H	DSAR5 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C5C _H	DDAR5 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C60 _H	DCCR6 [R/W] W 0----000 --00--00 00000000 0-000000				
000C64 _H	DCSR6 [R/W] H 0----- ----000		DTCR6 [R/W] H 00000000 00000000		
000C68 _H	DSAR6 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C6C _H	DDAR6 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C70 _H	DCCR7 [R/W] W 0----000 --00--00 00000000 0-000000				
000C74 _H	DCSR7 [R/W] H 0----- ----000		DTCR7 [R/W] H 00000000 00000000		
000C78 _H	DSAR7 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C7C _H	DDAR7 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C80 _H	DCCR8 [R/W] W 0----000 --00--00 00000000 0-000000				
000C84 _H	DCSR8 [R/W] H 0----- ----000		DTCR8 [R/W] H 00000000 00000000		
000C88 _H	DSAR8 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C8C _H	DDAR8 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C90 _H	DCCR9 [R/W] W 0----000 --00--00 00000000 0-000000				
000C94 _H	DCSR9 [R/W] H 0----- ----000		DTCR9 [R/W] H 00000000 00000000		
000C98 _H	DSAR9 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C9C _H	DDAR9 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001804 _H	—	—/(SCSFR24) [R/W] B,H,W ----- ^{*3}	—/(SCSFR14) [R/W] B,H,W ----- ^{*3}	—/(SCSFR04) [R/W] B,H,W ----- ^{*3}	Multi-UART4 *3: Reserved because CSIO mode is not set immediately after reset. *4: Reserved because LIN2.1 mode is not set immediately after reset.
001808 _H	—/(TBYTE34)/ (LAMESR4) [R/W] B,H,W ----- ^{*3}	—/(TBYTE24)/ (LAMERT4) [R/W] B,H,W ----- ^{*3}	—/(TBYTE14)/ (LAMIER4) [R/W] B,H,W ----- ^{*3}	TBYTE04/(LAMRID4) / (LAMTID4) [R/W] B,H,W 00000000	
00180C _H	BGR4[R/W] H, W 00000000 00000000		—/(ISMK4)[R/W] B,H,W ----- ^{*2}	—/(ISBA4)[R/W] B,H,W ----- ^{*2}	
001810 _H	FCR14[R/W] B,H,W ---00100	FCR04[R/W] B,H,W -0000000	FBYTE4[R/W] B,H,W 00000000 00000000		
001814 _H	FTICR4[R/W] B,H,W 00000000 00000000		—	—	
001818 _H	SCR5/(IBCR5) [R/W] B,H,W 0--00000	SMR5[R/W] B,H,W 000-00-0	SSR5[R/W] B,H,W 0-000011	ESCR5/(IBSR5)[R/W]] B,H,W 00000000	Multi-UART5 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I ² C mode is not set immediately after reset. *3: Reserved because CSIO mode is not set immediately after reset. *4: Reserved because LIN2.1 mode is not set immediately after reset.
00181C _H	—/(RDR15/(TDR15))[R/W] B,H,W ----- ^{*3}		RDR05/(TDR05)[R/W] B,H,W -----0 00000000 ^{*1}		
001820 _H	SACSR5[R/W] B,H,W 0---000 00000000		STMR5[R] B,H,W 00000000 00000000		
001824 _H	STMCR5[R/W] B,H,W 00000000 00000000		—/(SCSCR5/SFUR5)[R/W] B,H,W ----- ^{*3} ^{*4}		
001828 _H	—/(SCSTR35)/ (LAMSR5) [R/W] B,H,W ----- ^{*3}	—/(SCSTR25)/ (LAMCR5) [R/W] B,H,W ----- ^{*3}	—/(SCSTR15)/ (SFLR15) [R/W] B,H,W ----- ^{*3}	—/(SCSTR05)/ (SFLR05) [R/W] B,H,W ----- ^{*3}	
00182C _H	—	—/(SCSFR25) [R/W] B,H,W ----- ^{*3}	—/(SCSFR15) [R/W] B,H,W ----- ^{*3}	—/(SCSFR05) [R/W] B,H,W ----- ^{*3}	
001830 _H	—/(TBYTE35)/ (LAMESR5) [R/W] B,H,W ----- ^{*3}	—/(TBYTE25)/ (LAMERT5) [R/W] B,H,W ----- ^{*3}	—/(TBYTE15)/ (LAMIER5) [R/W] B,H,W ----- ^{*3}	TBYTE05/(LAMRID5) / (LAMTID5) [R/W] B,H,W 00000000	
001834 _H	BGR5[R/W] H, W 00000000 00000000		—/(ISMK5)[R/W] B,H,W ----- ^{*2}	—/(ISBA5)[R/W] B,H,W ----- ^{*2}	
001838 _H	FCR15[R/W] B,H,W ---00100	FCR05[R/W] B,H,W -0000000	FBYTE5[R/W] B,H,W 00000000 00000000		
00183C _H	FTICR5[R/W] B,H,W 00000000 00000000		—	—	

^{*3}: Reserved because CSIO mode is not set immediately after reset.

^{*4}: Reserved because LIN2.1 mode is not set immediately after reset.

^{*1}: Byte access is possible only for access to lower 8 bits.

^{*2}: Reserved because I²C mode is not set immediately after reset.

^{*3}: Reserved because CSIO mode is not set immediately after reset.

^{*4}: Reserved because LIN2.1 mode is not set immediately after reset.

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexa decimal				
Multi-function serial interface ch.4 (reception completed)	28	1C	ICR12	38C _H	000FFF8C _H	12* ¹
Multi-function serial interface ch.4 (status)						
Multi-function serial interface ch.4 (transmission completed)	29	1D	ICR13	388 _H	000FFF88 _H	13
Multi-function serial interface ch.5 (reception completed)	30	1E	ICR14	384 _H	000FFF84 _H	14* ¹
Multi-function serial interface ch.5 (status)						
Multi-function serial interface ch.5 (transmission completed)	31	1F	ICR15	380 _H	000FFF80 _H	15
Multi-function serial interface ch.6 (reception completed)	32	20	ICR16	37C _H	000FFF7C _H	16* ¹
Multi-function serial interface ch.6 (status)						
Multi-function serial interface ch.6 (transmission completed)	33	21	ICR17	378 _H	000FFF78 _H	17
CAN0	34	22	ICR18	374 _H	000FFF74 _H	-
CAN1	35	23	ICR19	370 _H	000FFF70 _H	-
RAM diagnosis end						
RAM initialization completion						
Error generation during RAM diagnosis						
Backup RAM diagnosis end						
Backup RAM initialization completion						
Error generation during Backup RAM diagnosis						
CAN2	36	24	ICR20	36C _H	000FFF6C _H	-
Up/down counter 0						
Up/down counter 1						
Real time clock	37	25	ICR21	368 _H	000FFF68 _H	-
-	38	26	ICR22	364 _H	000FFF64 _H	-* ⁶
16-bit Free-run timer 0 (0 detection) / (compare clear)	39	27	ICR23	360 _H	000FFF60 _H	23
PPG 1/10/11/20/30/31	40	28	ICR24	35C _H	000FFF5C _H	24* ³
16-bit Free-run timer 1 (0 detection) / (compare clear)						
PPG 2/3/12/13/23/43	41	29	ICR25	358 _H	000FFF58 _H	25* ³
16-bit Free-run timer 2 (0 detection) / (compare clear)						
PPG 4/24/35	42	2A	ICR26	354 _H	000FFF54 _H	26* ³
PPG 7/16/17/27/37	43	2B	ICR27	350 _H	000FFF50 _H	27* ³
PPG 19	44	2C	ICR28	34C _H	000FFF4C _H	28* ³
16-bit ICU 0 (fetching) / 16-bit ICU 1 (fetching)	45	2D	ICR29	348 _H	000FFF48 _H	29
Main timer	46	2E	ICR30	344 _H	000FFF44 _H	30
Sub timer						
PLL timer						
16-bit ICU 2 (fetching) /16-bit ICU 3 (fetching)						

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexa decimal				
Clock calibration unit (sub oscillation)	47	2F	ICR31	340 _H	000FFF40 _H	31* ^{1,*4}
Multi-function serial interface ch.9 (reception completed)						
Multi-function serial interface ch.9 (status)						
A/D converter 0/1/7/10/11/14/15/16/17/22/27/28/31	48	30	ICR32	33C _H	000FFF3C _H	32
Clock calibration unit (CR oscillation)	49	31	ICR33	338 _H	000FFF38 _H	33
Multi-function serial interface ch.9 (transmission completed)						
16-bit OCU 0 (match) / 16-bit OCU 1 (match)						
32-bit Free-run timer 4	50	32	ICR34	334 _H	000FFF34 _H	34* ⁵
16-bit OCU 2 (match) / 16-bit OCU 3 (match)						
16-bit OCU 4 (match) / 16-bit OCU 5 (match)						
32-bit ICU6 (fetching/measurement)	51	33	ICR35	330 _H	000FFF30 _H	35
Multi-function serial interface ch.10 (reception completed)						
Multi-function serial interface ch.10 (status)						
Multi-function serial interface ch.10 (transmission completed)	52	34	ICR36	32C _H	000FFF2C _H	36* ¹
32-bit ICU8 (fetching/measurement)	53	35	ICR37	328 _H	000FFF28 _H	37
Multi-function serial interface ch.11 (reception completed)						
Multi-function serial interface ch.11 (status)						
32-bit ICU9 (fetching/measurement)	54	36	ICR38	324 _H	000FFF24 _H	38* ¹
WG dead timer underflow 0 / 1/ 2						
WG dead timer reload 0 / 1/ 2						
WG DTTI 0	55	37	ICR39	320 _H	000FFF20 _H	39
32-bit ICU4 (fetching/measurement)						
Multi-function serial interface ch.11 (transmission completed)						
32-bit ICU5 (fetching/measurement)	56	38	ICR40	31C _H	000FFF1C _H	40
A/D converter 32/34/35/37/38/40/41/42/43/44/45/46/47						
32-bit OCU7/11 (match)						
32-bit OCU8/9 (match)	57	39	ICR41	318 _H	000FFF18 _H	41
-	58	3A	ICR42	314 _H	000FFF14 _H	42
-	59	3B	ICR43	310 _H	000FFF10 _H	43
-	60	3C	ICR44	30C _H	000FFF0C _H	-* ⁶
-	61	3D	ICR45	308 _H	000FFF08 _H	-
-						
-						
DMAC0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304 _H	000FFF04 _H	-
Delay interrupt	63	3F	ICR47	300 _H	000FFF00 _H	-
System reserved (Used for REALOS™* ⁸)	64	40	-	2FC _H	000FFEFC _H	-
System reserved (Used for REALOS)	65	41	-	2F8 _H	000FFE8 _H	-

Interrupt factor	Interrupt number		Interrupt level	Offset	Default address for TBR	RN
	Decimal	Hexadecimal				
32-bit ICU5 (fetching/measurement)	57	39	ICR41	318 _H	000FFF18 _H	41
A/D converter						
32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/47						
32-bit OCU 6/7/10/11 (match)						
32-bit OCU 8/9 (match)	58	3A	ICR42	314 _H	000FFF14 _H	42
-	59	3B	ICR43	310 _H	000FFF10 _H	43
-	60	3C	ICR44	30C _H	000FFF0C _H	44
-						
Base timer 1 IRQ0	61	3D	ICR45	308 _H	000FFF08 _H	45
Base timer 1 IRQ1						
-						
-						
DMAC 0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304 _H	000FFF04 _H	-
Delay interrupt	63	3F	ICR47	300 _H	000FFF00 _H	-
System reserved (Used for REALOS)	64	40	-	2FC _H	000FFEFC _H	-
System reserved (Used for REALOS)	65	41	-	2F8 _H	000FFE8 _H	-
Used with the INT instruction	66	42	-	2F4 _H	000FFE4 _H	-
	 255	 FF		 000 _H	 000FFC00 _H	

Note: It does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

*1: It does not support a DMA transfer by the status of the multi-function serial interface and I²C reception.

*2: Reload timer ch.4 to ch.7 do not support a DMA transfer by the interrupt.

*3: PPG ch.24 to ch.47 do not support a DMA transfer by the interrupt.

*4: The clock calibration unit does not support a DMA transfer by the interrupt.

*5: 32-bit Free-run timer ch.3, ch.4 and ch.5 do not support a DMA transfer by the interrupt.

*6: There is no resource corresponding to the interrupt level.

*7: It does not support a DMA transfer by the external low-voltage detection interrupt.

DC Characteristics


(T_A: -40°C to +105°C, V_{CC}= AV_{CC}=5.0V±10%/3.3V±0.3V, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I _{CC5}	VCC	Operating frequency F _{CP} =80MHz, F _{cpp} =40MHz, at normal operation	-	60	80	mA	
			Operating frequency F _{CP} =80MHz, F _{cpp} =40MHz, at Flash write	-	70	90	mA	
			Operating frequency F _{CP} =80MHz, F _{cpp} =40MHz, at Flash erase	-	70	90	mA	
			Operating frequency F _{CP} =64MHz, F _{cpp} =32MHz, at normal operation	-	54	71	mA	
			Operating frequency F _{CP} =64MHz, F _{cpp} =32MHz, at Flash write	-	64	81	mA	
			Operating frequency F _{CP} =64MHz, F _{cpp} =32MHz, at Flash erase	-	64	81	mA	
			Operating frequency F _{CP} =48MHz, F _{cpp} =24MHz, at normal operation	-	46	62	mA	
			Operating frequency F _{CP} =48MHz, F _{cpp} =24MHz, at Flash write	-	56	72	mA	
			Operating frequency F _{CP} =48MHz, F _{cpp} =24MHz, at Flash erase	-	56	72	mA	
	I _{CCS5}		Operating frequency F _{CP} =80MHz, F _{cpp} =40MHz, at CPU sleep mode	-	45	61	mA	
	I _{CCBS5}		Operating frequency F _{CP} =80MHz, F _{cpp} =40MHz, at bus sleep mode	-	23	51	mA	
	I _{CC5}	Watch mode	When using crystal 4MHz T _A =+25°C*	-	1500	2610	μA	
			When using built-in CR clock 50kHz T _A =+25°C*	-	450	2000		
			When using sub clock 32kHz T _A =+25°C*	-	460	2000		
	I _{CCH5}	Stop mode	T _A =+25°C*	-	450	2000	μA	
	I _{CC52}	Watch mode (power off)	When using crystal 4MHz T _A =+25°C*	-	1100	1300	μA	LVD/ RTC operation, Backup RAM 8KB retention
			When using built-in CR clock 50kHz, T _A =+25°C*	-	77	267		
			When using sub clock 32kHz T _A =+25°C*	-	100	285		
	I _{CCH52}	Stop mode (power off)	T _A =+25°C*	-	74	265	μA	Backup RAM 8KB retention


(T_A: -40°C to +125°C, V_{CC}= AV_{CC}=5.0V±10%/3.3V±0.3V, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions		Value			Unit	Remarks
					Min	Typ	Max		
Power supply current	I _{CC5}	VCC	Operating frequency F _{CP} =80MHz, F _{Cpp} =40MHz, at normal operation		-	60	102	mA	
			Operating frequency F _{CP} =80MHz, F _{Cpp} =40MHz, at Flash write		-	70	115	mA	
			Operating frequency F _{CP} =80MHz, F _{Cpp} =40MHz, at Flash erase		-	70	115	mA	
			Operating frequency F _{CP} =64MHz, F _{Cpp} =32MHz, at normal operation		-	54	92	mA	
			Operating frequency F _{CP} =64MHz, F _{Cpp} =32MHz, at Flash write		-	64	105	mA	
			Operating frequency F _{CP} =64MHz, F _{Cpp} =32MHz, at Flash erase		-	64	105	mA	
			Operating frequency F _{CP} =48MHz, F _{Cpp} =24MHz, at normal operation		-	46	82	mA	
			Operating frequency F _{CP} =48MHz, F _{Cpp} =24MHz, at Flash write		-	56	95	mA	
			Operating frequency F _{CP} =48MHz, F _{Cpp} =24MHz, at Flash erase		-	56	95	mA	
	I _{CCS5}		Operating frequency F _{CP} =80MHz, F _{Cpp} =40MHz, at CPU sleep mode		-	45	82	mA	
	I _{CCBS5}		Operating frequency F _{CP} =80MHz, F _{Cpp} =40MHz, at bus sleep mode		-	23	72	mA	
	I _{CCT5}		Watch mode	When using crystal 4MHz T _A =+25°C*	-	1500	2610	μA	
				When using built-in CR clock 50kHz T _A =+25°C*	-	450	2000		
				When using sub clock 32kHz T _A =+25°C*	-	460	2000		
	I _{CCH5}		Stop mode	T _A =+25°C*	-	450	2000	μA	
	I _{CCT52}		Watch mode (power off)	When using crystal 4MHz T _A =+25°C*	-	1100	1300	μA	LVD/ RTC operation , Backup RAM 8KB retention
				When using built-in CR clock 50kHz , T _A =+25°C*	-	77	267		
				When using sub clock 32kHz T _A =+25°C*	-	100	285		
	I _{CCH52}		Stop mode (power off)	T _A =+25°C*	-	74	265	μA	Backup RAM 8KB retention

☐ Internal shift clock mode



• External shift clock mode



Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS↓→SCK↑ setup time	t_{CSSE}	SCK1 to SCK11 SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	$3t_{CPP}+30$	-	ns	External shift clock mode output pin: $C_L=50pF$
SCK↓→SCS↑ hold time	t_{CSHE}			+0	-	ns	
SCS deselect time	t_{CSDE}	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		$3t_{CPP}+30$	-	ns	
SCS↓→SOT delay time	t_{DSE}	SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11 SOT1 , SOT2, SOT5 to SOT11		-	40	ns	
		SCS3, SCS40 to SCS43 SOT3 , SOT4		-	300	ns	
SCS↑→SOT delay time	t_{DEE}	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11 SOT1 to SOT11	-	+0	-	ns	External shift clock mode output pin: $C_L=50pF$
SCK↑→SCS↓ clock switch time	t_{SCC}	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	$3t_{CPP}-10$	$3t_{CPP}+50$	ns	Internal shift clock mode Round operation output pin: $C_L=50pF$
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		$3t_{CPP}-300$	$3t_{CPP}+50$	ns	



*1: t_{CSSU} = SCSTR:CSSU7-0×Serial chip select timing operating clock

*2: t_{CSHD} = SCSTR:CSHD7-0×Serial chip select timing operating clock

*3: t_{CSDS} = SCSTR:CSDS15-0×Serial chip select timing operating clock

Regardless of the deselect time setting, once after the serial chip select pin becomes inactive, it will take at least five peripheral bus clock cycles to be active again


Please see the hardware manual for details of above-mentioned *1,*2, and *3



" $t_{SUDAT} \geq 250 \text{ ns}$ ".

*4: t_{CPP} is the peripheral clock cycle time. Adjust the clock of the bus in the surrounding to 8MHz or more when use I²C.

• I²C timing




Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
WRnX delay time	t_{CHWL}, t_{CHWH}	SYSCLK WR0X, WR1X	0.5	18	ns	
WRnX minimum pulse	t_{WLWH}	WR0X, WR1X	$t_{CYC} - 10$	-	ns	WWT=0 ^{*2}
SYSCLK↑→ data output time	t_{CHDV}	SYSCLK D16 to D31	0.5	18	ns	
SYSCLK↑→ data hold time	t_{CHDX}		-	18	ns	Set WRCS to 1 or more.
SYSCLK↑→ address output time	t_{CHMAV}	SYSCLK D16 to D31	0.5	18	ns	
SYSCLK↑→ address hold time	t_{CHMAX}		-	18	ns	In multiplex mode, set as follows: ☐ Set CSWR and CSRD to 2 or more. ☐ ASCY must satisfy the following conditions because of setting ADCY > ASCY and protocol violation prevention. ADCY + 1 ≤ ACS + CSRD ADCY + 1 ≤ ACS + CSWR ASCY + 1 ≤ ACS + CSRD ASCY + 1 ≤ ACS + CSWR See Hardware Manual for details.


*1: Please use it with external load capacity 12pF or less for VCC=3.3V±0.3V (40MHz operation).

*2: If the bus is expanded by automatic wait insertion or RDY input, add time ($t_{CYC} \times$ the number of expanded cycles) to the rated value.

External bus I/F (synchronous mode, read operation, and multiplex mode) timing



External bus I/F (synchronous mode, read operation, and split mode) timing



Part number	Sub clock	CSV Initial value	LVD Initial value	Package*2
MB91F526DWBPMC	Yes	ON	ON	LQH • 80 pin, Plastic
MB91F526DYBPMC			OFF	
MB91F526DJBPMC		OFF	ON	
MB91F526DLBPMC			OFF	
MB91F525DWBPMC		ON	ON	
MB91F525DYBPMC			OFF	
MB91F525DJBPMC		OFF	ON	
MB91F525DLBPMC			OFF	
MB91F524DWBPMC		ON	ON	
MB91F524DYBPMC			OFF	
MB91F524DJBPMC		OFF	ON	
MB91F524DLBPMC			OFF	
MB91F523DWBPMC		ON	ON	
MB91F523DYBPMC			OFF	
MB91F523DJBPMC		OFF	ON	
MB91F523DLBPMC			OFF	
MB91F522DWBPMC		ON	ON	
MB91F522DYBPMC			OFF	
MB91F522DJBPMC		OFF	ON	
MB91F522DLBPMC			OFF	
MB91F526DSBPMC	None	ON	ON	
MB91F526DUBPMC			OFF	
MB91F526DHBPMC		OFF	ON	
MB91F526DKBPMC			OFF	
MB91F525DSBPMC		ON	ON	
MB91F525DUBPMC			OFF	
MB91F525DHBPMC		OFF	ON	
MB91F525DKBPMC			OFF	
MB91F524DSBPMC		ON	ON	
MB91F524DUBPMC			OFF	
MB91F524DHBPMC		OFF	ON	
MB91F524DKBPMC			OFF	
MB91F523DSBPMC		ON	ON	
MB91F523DUBPMC			OFF	
MB91F523DHBPMC		OFF	ON	
MB91F523DKBPMC			OFF	
MB91F522DSBPMC		ON	ON	
MB91F522DUBPMC			OFF	
MB91F522DHBPMC		OFF	ON	
MB91F522DKBPMC			OFF	

Page	Section	Change Results									
21, 22	■PIN Description	(Continued) (Correct)									
		Pin no.						Pin Name			
		64	80	100	120	144	176				
		7 ^{*1}	9 ^{*1}	11 ^{*1}	14 ^{*1}	17	21	P034			
								A06 ^{*2, *3, *4, *5}			
								OCU11_1			
								ICU2_3			
								TIN5_0			
								RTO0_1			
								SOT3_2			
		8 ^{*1}	10 ^{*1}	13	16	19	23	P151			
								SCK8_0/ SCL8 ^{*2, *3}			
								OCU9_1			
								TRG7_0			
								ICU0_3			
								TIN7_0			
								ZIN0_2			
								DTTI_1			
		9 ^{*1}	11 ^{*1}	14 ^{*1}	17 ^{*1}	20	24	P035			
								A07 ^{*2, *3, *4, *5}			
								SIN8_0 ^{*2, *3}			
								OCU8_1			
								TOT4_0			
								AIN0_0			
								INT11_0			
		10 ^{*1}	12 ^{*1}	15 ^{*1}	18 ^{*1}	21	25	P036			
								A08 ^{*2, *3, *4, *5}			
								SCS8_0 ^{*2, *3}			
								OCU7_1			
								TOT5_0			
								BIN0_0			
		-	-	16 ^{*1}	19 ^{*1}	22	26	P037			
								A09 ^{*4, *5}			
								OCU6_1			
								TOT6_0			
								ZIN0_0			
		-	-	-	-	-	27	P174			
TRG8_1											