



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


| Details | |
|----------------------------|--|
| Product Status | Obsolete |
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 33MHz |
| Connectivity | UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 32 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-LQFP |
| Supplier Device Package | 44-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/p89c51rd2bbd-01-55 |

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM

BLOCK DIAGRAM 1



2002 Jul 18

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM

PIN DESCRIPTIONS

| | Р | IN NUMBE | R | | |
|-----------------|-------|--------------|---------------|------|---|
| MNEMONIC | PDIP | PLCC | LQFP | TYPE | NAME AND FUNCTION |
| V _{SS} | 20 | 22 | 16 | ı | Ground: 0 V reference. |
| V _{CC} | 40 | 44 | 38 | ı | Power Supply: This is the power supply voltage for normal, idle, and power-down operation. |
| P0.0-0.7 | 39–32 | 43–36 | 37–30 | I/O | Port 0 : Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. |
| P1.0-P1.7 | 1–8 | 2–9 | 40–44, 1–3 | I/O | Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups on all pins. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). |
| | | | | | Alternate functions for P89C51RA2/RB2/RC2/RD2xx Port 1 include: |
| | 1 | 2 | 40 | I/O | T2 (P1.0): Timer/Counter 2 external count input/Clockout (see Programmable Clock-Out) |
| | 2 | 3 | 41 | | T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control |
| | 3 | 4 | 42 | | ECI (P1.2): External Clock Input to the PCA |
| | 4 | 5 | 43 | I/O | CEX0 (P1.3): Capture/Compare External I/O for PCA module 0 |
| | 5 | 6 | 44 | I/O | CEX1 (P1.4): Capture/Compare External I/O for PCA module 1 |
| | 6 | 7 | 1 | I/O | CEX2 (P1.5): Capture/Compare External I/O for PCA module 2 |
| | 7 | 8 | 2 | I/O | CEX3 (P1.6): Capture/Compare External I/O for PCA module 3 |
| | 8 | 9 | 3 | I/O | CEX4 (P1.7): Capture/Compare External I/O for PCA module 4 |
| P2.0-P2.7 | 21–28 | 24–31 | 18–25 | I/O | Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. |
| P3.0-P3.7 | 10–17 | 11, 13–19 | 5, 7–13 | I/O | Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the P89C51RA2/RB2/RC2/RD2xx, as listed below: |
| | 10 | 11 | 5 | | RxD (P3.0): Serial input port |
| | 11 | 13 | 7 | 0 | TxD (P3.1): Serial output port |
| | 12 | 14 | 8 | | ĪNT0 (P3.2): External interrupt |
| | 13 | 15 | 9 | | INT1 (P3.3): External interrupt |
| | 14 | 16 | 10 | 1 | T0 (P3.4): Timer 0 external input |
| | 15 | 17 | 11 | | T1 (P3.5): Timer 1 external input |
| | 16 | 18 | 12 | 0 | WR (P3.6): External data memory write strobe |
| | 17 | 19 | 13 | 0 | RD (P3.7): External data memory read strobe |
| RST | 9 | 10 | 4 | ı | Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{CC} . |
| ALE | 30 | 33 | 27 | 0 | Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted twice every machine cycle, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction. |

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM

Table 1. Special Function Registers (Continued)

| SYMBOL | DESCRIPTION | DIRECT | BIT | BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION | | | | | | | |
|--|---|--|--------|---|------|------|-------|-----|------|--------|--|
| STWIBUL | DESCRIPTION | ADDRESS | MSB | | | | | | | LSB | VALUE |
| | | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| PSW* | Program Status Word | D0H | CY CY | AC | F0 | RS1 | RS0 | OV | F1 | P | 00000000B |
| RCAP2H# RCAP2L# | Timer 2 Capture High Timer 2 Capture Low | CBH CAH | 0. | 7.0 | | 1.01 | 1100 | | | | 00H 00H |
| SADDR# SADEN# | Slave Address Slave Address Mask | A9H B9H | | | | | | | | | 00H 00H |
| SBUF | Serial Data Buffer | 99H | 9F | 9E | 9D | 9C | 9B | 9A | 99 | 98 | xxxxxxxxB |
| SCON* | Serial Control | 98H | SM0/FE | SM1 | SM2 | REN | TB8 | RB8 | TI | RI | 00H |
| SP | Stack Pointer | 81H | | | | | | | | | 07H |
| | | | 8F | 8E | 8D | 8C | 8B | 8A | 89 | 88 | |
| TCON* | Timer Control | 88H | TF1 | TR1 | TF0 | TR0 | IE1 | IT1 | IE0 | IT0 | 00H |
| | | | CF | CE | CD | СС | СВ | CA | C9 | C8 | |
| T2CON* | Timer 2 Control | C8H | TF2 | EXF2 | RCLK | TCLK | EXEN2 | TR2 | C/T2 | CP/RL2 | 00H |
| T2MOD# | Timer 2 Mode Control | C9H | _ | _ | _ | _ | _ | _ | T2OE | DCEN | xxxxxx00B |
| TH0 TH1 TH2# TL0 TL1 TL2# | Timer High 0 Timer High 1 Timer High 2 Timer Low 0 Timer Low 1 Timer Low 2 | 8CH 8DH CDH 8AH 8BH CCH | | | | | | | | | 00H 00H 00H 00H 00H 00H |
| TMOD | Timer Mode | 89H | GATE | C/T | M1 | MO | GATE | C/T | M1 | M0 | 00H |
| WDTRST | Watchdog Timer Reset | A6H | | | | | | | | | |

^{*} SFRs are bit addressable.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. Minimum and maximum high and low times specified in the data sheet must be observed.

This device is configured at the factory to operate using 12 clock periods per machine cycle, referred to in this datasheet as "12-clock mode". It may be optionally configured on commercially available Flash programming equipment or via ISP or via software to operate at 6 clocks per machine cycle, referred to in this datasheet as "6-clock mode". (This yields performance equivalent to twice that of standard 80C51 family devices). Also see next page.

[#] SFRs are modified from or added to the 80C51 SFRs.

Reserved bits.

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM

TIMER 0 AND TIMER 1 OPERATION

Timer 0 and Timer 1

The "Timer" or "Counter" function is selected by control bits C/T in the Special Function Register TMOD. These two Timer/Counters have four operating modes, which are selected by bit-pairs (M1, M0) in TMOD. Modes 0, 1, and 2 are the same for both Timers/Counters. Mode 3 is different. The four operating modes are described in the following text.

Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. Figure 2 shows the Mode 0 operation.

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the Timer interrupt flag TFn. The counted input is enabled to the Timer when TRn = 1 and either GATE = 0 or $\overline{\text{INTn}}$ = 1. (Setting GATE = 1 allows the Timer to be controlled by external input $\overline{\text{INTn}}$, to facilitate pulse width measurements). TRn is a control bit in the Special Function Register TCON (Figure 3).

The 13-bit register consists of all 8 bits of THn and the lower 5 bits of TLn. The upper 3 bits of TLn are indeterminate and should be ignored. Setting the run flag (TRn) does not clear the registers.

Mode 0 operation is the same for Timer 0 as for Timer 1. There are two different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).

Mode 1

Mode 1 is the same as Mode 0, except that the Timer register is being run with all 16 bits.

Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TLn) with automatic reload, as shown in Figure 4. Overflow from TLn not only sets TFn, but also reloads TLn with the contents of THn, which is preset by software. The reload leaves THn unchanged.

Mode 2 operation is the same for Timer 0 as for Timer 1.

Mode 3

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1 = 0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate counters. The logic for Mode 3 on Timer 0 is shown in Figure 5. TL0 uses the Timer 0 control bits: C/\overline{T} , GATE, TR0, and TF0 as well as pin $\overline{\text{INT0}}$. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the "Timer 1" interrupt.

Mode 3 is provided for applications requiring an extra 8-bit timer on the counter. With Timer 0 in Mode 3, an 80C51 can look like it has three Timer/Counters. When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it out of and into its own Mode 3, or can still be used by the serial port as a baud rate generator, or in fact, in any application not requiring an interrupt.




Figure 1. Timer/Counter 0/1 Mode Control (TMOD) Register

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM




Figure 2. Timer/Counter 0/1 Mode 0: 13-Bit Timer/Counter




Figure 3. Timer/Counter 0/1 Control (TCON) Register

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM

FULL-DUPLEX ENHANCED UART

Standard UART operation

The serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. (However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost.) The serial port receive and transmit registers are both accessed at Special Function Register SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

Mode 0: Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received (LSB first). The baud rate is fixed at 1/12 the oscillator frequency in 12-clock mode or 1/6 the oscillator frequency in 6-clock mode.

Mode 1: 10 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable.

Mode 2: 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency in 12-clock mode or 1/16 or 1/32 the oscillator frequency in 6-clock mode.

Mode 3: 11 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

Multiprocessor Communications

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9th one goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming.

The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

Serial Port Control Register

The serial port control and status register is the Special Function Register SCON, shown in Figure 12. This register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).

Baud Rates

The baud rate in Mode 0 is fixed: Mode 0 Baud Rate = Oscillator Frequency / 12 (12-clock mode) or / 6 (6-clock mode). The baud rate in Mode 2 depends on the value of bit SMOD in Special Function Register PCON. If SMOD = 0 (which is the value on reset), and the port pins in 12-clock mode, the baud rate is 1/64 the oscillator frequency. If SMOD = 1, the baud rate is 1/32 the oscillator frequency. In 6-clock mode, the baud rate is 1/32 or 1/16 the oscillator frequency, respectively.

Mode 2 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times \text{(Oscillator Frequency)}$$

Where

n = 64 in 12-clock mode, 32 in 6-clock mode

The baud rates in Modes 1 and 3 are determined by the Timer 1 or Timer 2 overflow rate.

Using Timer 1 to Generate Baud Rates

When Timer 1 is used as the baud rate generator (T2CON.RCLK = 0, T2CON.TCLK = 0), the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate and the value of SMOD as follows:

Mode 1. 3 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times \text{(Timer 1 Overflow Rate)}$$

Where:

n = 32 in 12-clock mode, 16 in 6-clock mode

The Timer 1 interrupt should be disabled in this application. The Timer itself can be configured for either "timer" or "counter" operation, and in any of its 3 running modes. In the most typical applications, it is configured for "timer" operation, in the auto-reload mode (high nibble of TMOD = 0010B). In that case the baud rate is given by the formula:

Mode 1, 3 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times \frac{\text{Oscillator Frequency}}{12 \times [256-(\text{TH1})]}$$

Where:

n = 32 in 12-clock mode, 16 in 6-clock mode

One can achieve very low baud rates with Timer 1 by leaving the Timer 1 interrupt enabled, and configuring the Timer to run as a 16-bit timer (high nibble of TMOD = 0001B), and using the Timer 1 interrupt to do a 16-bit software reload. Figure 13 lists various commonly used baud rates and how they can be obtained from Timer 1.

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM

| S | CON | Addres | s = 98H | | | | | | | | | Reset Value = 00H |
|------|--------|---|---------------------|----------|------------|----------|-----------|-----------|----------|----------|-----------|---|
| | | Bit Add | ressable | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | | | SM0 | SM1 | SM2 | REN | TB8 | RB8 | TI | RI | |
| Wher | e SM0, | SM1 spe | cify the serial po | ort mode | e, as foll | ows: | | | | | | |
| SM0 | SM1 | Mode | Description | E | Baud Ra | ate | | | | | | |
| 0 | 0 | 0 0 shift register f _{OSC} /12 (12-clock mode) or f _{OSC} /6 (6-clock mode) | | | | | | | | | | |
| 0 | 1 | 1 1 8-bit UART variable | | | | | | | | | | |
| 1 | 0 | 0 2 9-bit UART f _{OSC} /64 or f _{OSC} /32 (12-clock mode) or f _{OSC} /32 or f _{OSC} /16 (6-clock mode) | | | | | | | | | | _{SC} /16 (6-clock mode) |
| 1 | 1 | 3 | 9-bit UART | | variable | Э | | | | | | |
| SM2 | acti | vated if th | | data bit | (RB8) is | | | | | | | M2 is set to 1, then RI will not be tivated if a valid stop bit was not |
| REN | Ena | ables seri | al reception. Set | by soft | ware to | enable | reception | n. Clea | r by sof | tware to | disable | reception. |
| TB8 | The | 9th data | bit that will be to | ransmitt | ed in M | odes 2 | and 3. S | Set or cl | ear by s | oftware | as desi | red. |
| RB8 | | Modes 2 a B is not us | | data bit | that wa | s receiv | ed. In N | 1ode 1, | it SM2= | 0, RB8 | is the st | op bit that was received. In Mode 0, |
| TI | | Transmit interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by software. | | | | | | | | | | |
| RI | | | | | | | | | | | halfway | through the stop bit time in the other |
| | mo | des, in an | y serial receptio | n (exce | pt see S | SM2). N | lust be d | leared | by softw | are. | | SU01626 |

Figure 12. Serial Port Control (SCON) Register

| | Baud Rate | | £ | SMOD | | Tim | er 1 |
|---------------|---------------|--------------|------------|--------|-----|------|--------------|
| Mode | 12-clock mode | 6-clock mode | fosc | SINIOD | C/T | Mode | Reload Value |
| Mode 0 Max | 1.67 MHz | 3.34 MHz | 20 MHz | Х | Х | Х | Х |
| Mode 2 Max | 625 k | 1250 k | 20 MHz | 1 | Х | Х | X |
| Mode 1, 3 Max | 104.2 k | 208.4 k | 20 MHz | 1 | 0 | 2 | FFH |
| Mode 1, 3 | 19.2 k | 38.4 k | 11.059 MHz | 1 | 0 | 2 | FDH |
| | 9.6 k | 19.2 k | 11.059 MHz | 0 | 0 | 2 | FDH |
| | 4.8 k | 9.6 k | 11.059 MHz | 0 | 0 | 2 | FAH |
| | 2.4 k | 4.8 k | 11.059 MHz | 0 | 0 | 2 | F4H |
| | 1.2 k | 2.4 k | 11.059 MHz | 0 | 0 | 2 | E8H |
| | 137.5 | 275 | 11.986 MHz | 0 | 0 | 2 | 1DH |
| | 110 | 220 | 6 MHz | 0 | 0 | 2 | 72H |
| | 110 | 220 | 12 MHz | 0 | 0 | 1 | FEEBH |

Figure 13. Timer 1 Generated Commonly Used Baud Rates

More About Mode 0

Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The baud rate is fixed a 1/12 the oscillator frequency (12-clock mode) or 1/6 the oscillator frequency (6-clock mode).

Figure 14 shows a simplified functional diagram of the serial port in Mode 0, and associated timing.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal at S6P2 also loads a 1 into the 9th position of the transmit shift register and tells the TX Control block to commence a transmission. The internal timing is such that one full machine cycle will elapse between "write to SBUF" and activation of SEND.

SEND enables the output of the shift register to the alternate output function line of P3.0 and also enable SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK is low during S3, S4, and S5 of every machine cycle, and high during S6, S1, and S2. At

S6P2 of every machine cycle in which SEND is active, the contents of the transmit shift are shifted to the right one position.

As data bits shift out to the right, zeros come in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position, is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control block to do one last shift and then deactivate SEND and set T1. Both of these actions occur at S1P1 of the 10th machine cycle after "write to SBUF."

Reception is initiated by the condition REN = 1 and R1 = 0. At S6P2 of the next machine cycle, the RX Control unit writes the bits 11111110 to the receive shift register, and in the next clock phase activates RECEIVE.

RECEIVE enable SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK makes transitions at S3P1 and S6P1 of every machine cycle. At S6P2 of every machine cycle in which RECEIVE is active, the contents of the receive shift register are

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM

Interrupt Priority Structure

The P89C51RA2/RB2/RC2/RD2xx has a 7 source four-level interrupt structure (see Table 7).

There are 3 SFRs associated with the four-level interrupt. They are the IE, IP, and IPH. (See Figures 21, 22, and 23.) The IPH (Interrupt Priority High) register makes the four-level interrupt structure possible. The IPH is located at SFR address B7H. The structure of the IPH register and a description of its bits is shown in Figure 23.

The function of the IPH SFR, when combined with the IP SFR, determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

| PRIORI | TY BITS | INTERRUPT PRIORITY LEVEL | | | |
|--------|---------|----------------------------|--|--|--|
| IPH.x | IP.x | INTERROPT PRIORITY LEVEL | | | |
| 0 | 0 | Level 0 (lowest priority) | | | |
| 0 | 1 | Level 1 | | | |
| 1 | 0 | Level 2 | | | |
| 1 | 1 | Level 3 (highest priority) | | | |

The priority scheme for servicing the interrupts is the same as that for the 80C51, except there are four interrupt levels rather than two as on the 80C51. An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

Table 7. Interrupt Table

| SOURCE | POLLING PRIORITY | REQUEST BITS | HARDWARE CLEAR? | VECTOR ADDRESS |
|--------|------------------|---------------------|---------------------------------------|----------------|
| X0 | 1 | IE0 | N (L) ¹ Y (T) ² | 03H |
| T0 | 2 | TP0 | Υ | 0BH |
| X1 | 3 | IE1 | N (L) Y (T) | 13H |
| T1 | 4 | TF1 | Υ | 1BH |
| PCA | 5 | CF, CCFn n = 0-4 | N | 33H |
| SP | 6 | RI, TI | N | 23H |
| T2 | 7 | TF2, EXF2 | N | 2BH |

NOTES:

- 1. L = Level activated
- 2. T = Transition activated

| | _ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----------|--------|----------------------------|--------------------------|--------------|------------|-------------|---------------|-----------|
| | IE (0A8H) | EA | EC | ET2 | ES | ET1 | EX1 | ET0 | EX0 |
| | | | Bit = 1 ena Bit = 0 dis | ables the i ables it. | nterrupt. | | | | |
| BIT | SYMBOL | FUNC | TION | | | | | | |
| IE.7 | EA | Global | disable b | it. If EA = | 0, all inter | rrupts are | disabled. | If $EA = 1$, | each inte |
| | | enable | d or disal | oled by se | tting or cle | earing its | enable bit. | | |
| IE.6 | EC | PCA ir | nterrupt er | nable bit | | | | | |
| IE.5 | ET2 | Timer | 2 interrup | t enable b | it. | | | | |
| IE.4 | ES | Serial | Port interi | upt enabl | e bit. | | | | |
| IE.3 | ET1 | Timer | 1 interrup | t enable b | it. | | | | |
| IE.2 | EX1 | Extern | al interrup | ot 1 enable | e bit. | | | | |
| IE.1 | ET0 | Timer | 0 interrup | t enable b | it. | | | | |
| IE.0 | EX0 | Extern | al interrur | ot 0 enable | e bit. | | | | |

Figure 21. IE Registers

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM




Figure 28. CMOD: PCA Counter Mode Register




Figure 29. CCON: PCA Counter Control Register

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM

Expanded Data RAM Addressing

The P89C51RA2/RB2/RC2/RD2xx has internal data memory that is mapped into four separate segments: the lower 128 bytes of RAM, upper 128 bytes of RAM, 128 bytes Special Function Register (SFR), and 256 bytes expanded RAM (ERAM) (768 bytes for the RD2xx).

The four segments are:

- The Lower 128 bytes of RAM (addresses 00H to 7FH) are directly and indirectly addressable.
- 2. The Upper 128 bytes of RAM (addresses 80H to FFH) are indirectly addressable only.
- 3. The Special Function Registers, SFRs, (addresses 80H to FFH) are directly addressable only.
- The 256/768-bytes expanded RAM (ERAM, 00H 1FFH/2FFH) are indirectly accessed by move external instruction, MOVX, and with the EXTRAM bit cleared, see Figure 38.

The Lower 128 bytes can be accessed by either direct or indirect addressing. The Upper 128 bytes can be accessed by indirect addressing only. The Upper 128 bytes occupy the same address space as the SFR. That means they have the same address, but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the CPU knows whether the access is to the upper 128 bytes of data RAM or to SFR space by the addressing mode used in the instruction. Instructions that use direct addressing access SFR space. For example:

MOV 0A0H,#data

accesses the SFR at location 0A0H (which is P2). Instructions that use indirect addressing access the Upper 128 bytes of data RAM.

For example:

MOV @R0,acc

where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

The ERAM can be accessed by indirect addressing, with EXTRAM bit cleared and MOVX instructions. This part of memory is physically located on-chip, logically occupies the first 256/768 bytes of external data memory in the P89C51RA2/RB2/RC2/89C51RD2.

With EXTRAM = 0, the ERAM is indirectly addressed, using the MOVX instruction in combination with any of the registers R0, R1 of the selected bank or DPTR. An access to ERAM will not affect ports P0, P3.6 (WR#) and P3.7 (RD#). P2 SFR is output during external addressing. For example, with EXTRAM = 0,

MOVX @R0,acc

where R0 contains 0A0H, accesses the ERAM at address 0A0H rather than external memory. An access to external data memory locations higher than the ERAM will be performed with the MOVX DPTR instructions in the same way as in the standard 80C51, so with P0 and P2 as data/address bus, and P3.6 and P3.7 as write and read timing signals. Refer to Figure 39.

With EXTRAM = 1, MOVX @Ri and MOVX @DPTR will be similar to the standard 80C51. MOVX @ Ri will provide an 8-bit address multiplexed with data on Port 0 and any output port pins can be used to output higher order address bits. This is to provide the external paging capability. MOVX @DPTR will generate a 16-bit address. Port 2 outputs the high-order eight address bits (the contents of DPH) while Port 0 multiplexes the low-order eight address bits (DPL) with data. MOVX @Ri and MOVX @DPTR will generate either read or write signals on P3.6 (\overline{WR}) and P3.7 (\overline{RD}).

The stack pointer (SP) may be located anywhere in the 256 bytes RAM (lower and upper RAM) internal data memory. The stack may not be located in the ERAM.




Figure 38. AUXR: Auxiliary Register

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM

Hardware Activation of the Boot Loader

The boot loader can also be executed by holding $\overline{\text{PSEN}}$ LOW, $\overline{\text{EA}}$ greater than V_{IH} (such as +5 V), and ALE HIGH (or not connected) at the falling edge of RESET. This is the same effect as having a non-zero status byte. This allows an application to be built that will normally execute the end user's code but can be manually forced into ISP operation.

If the factory default setting for the Boot Vector (0FCH) is changed, it will no longer point to the ISP masked-ROM boot loader code. If this

happens, the only way it is possible to change the contents of the Boot Vector is through the parallel programming method, provided that the end user application does not contain a customized loader that provides for erasing and reprogramming of the Boot Vector and Status Byte.

After programming the Flash, the status byte should be programmed to zero in order to allow execution of the user's application code beginning at address 0000H.




Figure 41. In-System Programming with a Minimum of Pins

In-System Programming (ISP)

The In-System Programming (ISP) is performed without removing the microcontroller from the system. The In-System Programming (ISP) facility consists of a series of internal hardware resources coupled with internal firmware to facilitate remote programming of the P89C51RA2/RB2/RC2/RD2xx through the serial port. This firmware is provided by Philips and embedded within each P89C51RA2/RB2/RC2/RD2xx device.

The Philips In-System Programming (ISP) facility has made in-circuit programming in an embedded application possible with a minimum of additional expense in components and circuit board area.

The ISP function uses five pins: TxD, RxD, V_{SS}, V_{CC}, and V_{PP} (see Figure 41). Only a small connector needs to be available to interface your application to an external circuit in order to use this feature. The V_{PP} supply should be adequately decoupled and V_{PP} not allowed to exceed datasheet limits.

Free ISP software is available from the Embedded Systems Academy: "FlashMagic"

- Direct your browser to the following page: http://www.esacademy.com/software/flashmagic/
- 2. Download Flashmagic
- 3. Execute "flashmagic.exe" to install the software

Using the In-System Programming (ISP)

The ISP feature allows for a wide range of baud rates to be used in your application, independent of the oscillator frequency. It is also adaptable to a wide range of oscillator frequencies. This is accomplished by measuring the bit-time of a single bit in a received character. This information is then used to program the baud rate in terms of timer counts based on the oscillator frequency. The ISP feature requires that an initial character (an uppercase U) be sent to

the P89C51RA2/RB2/RC2/RD2xx to establish the baud rate. The ISP firmware provides auto-echo of received characters.

Once baud rate initialization has been performed, the ISP firmware will only accept Intel Hex-type records. Intel Hex records consist of ASCII characters used to represent hexadecimal values and are summarized below:

:NNAAAARRDD..DDCC<crlf>

In the Intel Hex record, the "NN" represents the number of data bytes in the record. The P89C51RA2/RB2/RC2/RD2xx will accept up to 16 (10H) data bytes. The "AAAA" string represents the address of the first byte in the record. If there are zero bytes in the record, this field is often set to 0000. The "RR" string indicates the record type. A record type of "00" is a data record. A record type of "01" indicates the end-of-file mark. In this application, additional record types will be added to indicate either commands or data for the ISP facility. The maximum number of data bytes in a record is limited to 16 (decimal). ISP commands are summarized in Table 9.

As a record is received by the P89C51RA2/RB2/RC2/RD2xx, the information in the record is stored internally and a checksum calculation is performed. The operation indicated by the record type is not performed until the entire record has been received. Should an error occur in the checksum, the P89C51RA2/RB2/RC2/RD2xx will send an "X" out the serial port indicating a checksum error. If the checksum calculation is found to match the checksum in the record, then the command will be executed. In most cases, successful reception of the record will be indicated by transmitting a "." character out the serial port (displaying the contents of the internal program memory is an exception).

In the case of a Data Record (record type 00), an additional check is made. A "." character will NOT be sent unless the record checksum matched the calculated checksum and all of the bytes in the record

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM

were successfully programmed. For a data record, an "X" indicates that the checksum failed to match, and an "R" character indicates that one of the bytes did not properly program. It is necessary to send a type 02 record (specify oscillator frequency) to the P89C51RA2/RB2/RC2/RD2xx before programming data.

The ISP facility was designed to that specific crystal frequencies were not required in order to generate baud rates or time the programming pulses. The user thus needs to provide the P89C51RA2/RB2/RC2/RD2xx with information required to generate the proper timing. Record type 02 is provided for this purpose.

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM

| RECORD TYPE | COMMAND/DATA FUNCTION |
|-------------|---|
| 05 | Miscellaneous Read Functions (Selection) |
| | General Format of Function 05 :02xxxx05ffsscc Where: 02 |
| 06 | Direct Load of Baud Rate |
| | General Format of Function 06 :02xxxx06hhllcc Where: 02 = number of bytes (hex) in record xxxx = required field, but value is a "don't care" 06 = "Direct Load of Baud Rate" function code hh = high byte of Timer 2 11 = low byte of Timer 2 cc = checksum Example: :02000006F500F3 |
| 07 | Program Data in Data Block :nnaaaa07ddddcc Where: nn = number of bytes (hex) in record aaaa = memory address of first byte in record (the valid address:0001~0FFFH) dddd = data bytes cc = checksum Example: :10008007AF5F67F0602703E0322CFA92007780C3F6 |

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM

| IAP CALL | PARAMETER |
|---|--|
| PROGRAM SECURITY BITS | Input Parameter: R0 = osc freq (integer) R1 = 05h or R1 = 85h (WDT feed) DPH = 00h DPL = 00h , security bit #1 DPL = 01h , security bit #2 DPL = 02h , security bit #3 Return Parameter: ACC = 00 if pass , !=0 if fail |
| PROGRAM STATUS BYTE | Input Parameter: R0 = osc freq (integer) R1 = 06h or R1 = 86h (WDT feed) DPH = 00h DPL = 00H - program status byte ACC = status byte Return Parameter: ACC = 00 if pass , !=0 if fail |
| PROGRAM BOOT VECTOR | Input Parameter: R0 = osc freq (integer) R1 = 06h or R1 = 86h (WDT feed) DPH = 00h DPL = 01H - program boot vector ACC = boot vector Return Parameter: ACC = 00 if pass , !=0 if fail |
| PROGRAM 6–CLK/12–CLK CONFIGURATION BIT (New function) | <pre>Input Parameter: R0 = osc freq (integer) R1 = 06h or R1 = 86h (WDT feed) DPH = 00h DPL = 02H - program config bit ACC = 80H (MSB = 6clk/12clk bit) Return Parameter: ACC = 00 if pass , !=0 if fail</pre> |
| PROGRAM DATA BLOCK (New function) | <pre>Input Parameter: R0 = osc freq (integer) R1 = 0Dh or R1 = 8Dh (WDT feed) DPTR = address of byte to program</pre> |
| READ DEVICE DATA | Input Parameter: R0 = osc freq (integer) R1 = 03h or R1 = 83h (WDT feed) DPTR = address of byte to read Return Parameter: ACC = value of byte read |
| READ DATA BLOCK (New function) | <pre>Input Parameter: R0 = osc freq (integer) R1 = 0Eh or R1 = 8Eh (WDT feed) DPTR = address of byte to read</pre> |
| READ MANUFACTURER ID | Input Parameter: R0 = osc freq (integer) R1 = 00h or R1 = 80h (WDT feed) DPH = 00h DPL = 00h - read manufacturer ID Return Parameter: ACC = value of byte read |

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM

ABSOLUTE MAXIMUM RATINGS1, 2, 3

| PARAMETER | RATING | UNIT |
|--|------------------------|------|
| Operating temperature under bias | 0 to +70 or -40 to +85 | °C |
| Storage temperature range | -65 to +150 | °C |
| Voltage on EA/V _{PP} pin to V _{SS} | 0 to +13.0 | V |
| Voltage on any other pin to V _{SS} | -0.5 to +6.5 | V |
| Maximum I _{OL} per I/O pin | 15 | mA |
| Power dissipation (based on package heat transfer limitations, not device power consumption) | 1.5 | W |

NOTES:

- 1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

2002 Jul 18 55

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM

AC ELECTRICAL CHARACTERISTICS (6-CLOCK MODE) Tamb = 0 °C to +70 °C or -40 °C to +85 °C; V_{CC} = 5 V ± 10%, V_{SS} = 0 V¹, ², ³

| | | | VARIABL | E CLOCK ⁴ | 20 MHz | | |
|---------------------|--------|--|---------------------------|--------------------------------------|--------|-----|------|
| SYMBOL | FIGURE | PARAMETER | MIN | MAX | MIN | MAX | UNIT |
| 1/t _{CLCL} | 42 | Oscillator frequency | 0 | 20 | | | MHz |
| t _{LHLL} | 42 | ALE pulse width | t _{CLCL} -40 | | 10 | | ns |
| t _{AVLL} | 42 | Address valid to ALE low | 0.5t _{CLCL} -20 | | 5 | | ns |
| t _{LLAX} | 42 | Address hold after ALE low | 0.5t _{CLCL} -20 | | 5 | | ns |
| t _{LLIV} | 42 | ALE low to valid instruction in | | 2t _{CLCL} -65 | | 35 | ns |
| t _{LLPL} | 42 | ALE low to PSEN low | 0.5t _{CLCL} -20 | | 5 | | ns |
| t _{PLPH} | 42 | PSEN pulse width | 1.5t _{CLCL} -45 | | 30 | | ns |
| t _{PLIV} | 42 | PSEN low to valid instruction in | | 1.5t _{CLCL} -60 | | 15 | ns |
| t _{PXIX} | 42 | Input instruction hold after PSEN | 0 | | 0 | | ns |
| t _{PXIZ} | 42 | Input instruction float after PSEN | | 0.5t _{CLCL} -20 | | 5 | ns |
| t _{AVIV} | 42 | Address to valid instruction in | | 2.5t _{CLCL} -80 | | 45 | ns |
| t _{PLAZ} | 42 | PSEN low to address float | | 10 | | 10 | ns |
| Data Mem | ory | | | • | | • | |
| t _{RLRH} | 43, 44 | RD pulse width | 3t _{CLCL} -100 | | 50 | | ns |
| t _{WLWH} | 43, 44 | WR pulse width | 3t _{CLCL} -100 | | 50 | | ns |
| t _{RLDV} | 43, 44 | RD low to valid data in | | 2.5t _{CLCL} -90 | | 35 | ns |
| t _{RHDX} | 43, 44 | Data hold after RD | 0 | | 0 | | ns |
| t _{RHDZ} | 43, 44 | Data float after RD | | t _{CLCL} -20 | | 5 | ns |
| t _{LLDV} | 43, 44 | ALE low to valid data in | | 4t _{CLCL} -150 | | 50 | ns |
| t _{AVDV} | 43, 44 | Address to valid data in | | 4.5t _{CLCL} -165 | | 60 | ns |
| t _{LLWL} | 43, 44 | ALE low to RD or WR low | 1.5t _{CLCL} -50 | 1.5t _{CLCL} +50 | 25 | 125 | ns |
| t _{AVWL} | 43, 44 | Address valid to WR low or RD low | 2t _{CLCL} -75 | | 25 | | ns |
| t _{QVWX} | 43, 44 | Data valid to WR transition | 0.5t _{CLCL} -25 | | 0 | | ns |
| t _{WHQX} | 43, 44 | Data hold after WR | 0.5t _{CLCL} -20 | | 5 | | ns |
| t _{QVWH} | 44 | Data valid to WR high | 3.5t _{CLCL} -130 | | 45 | | ns |
| t _{RLAZ} | 43, 44 | RD low to address float | | 0 | | 0 | ns |
| t _{WHLH} | 43, 44 | RD or WR high to ALE high | 0.5t _{CLCL} -20 | 0.5t _{CLCL} +20 | 5 | 45 | ns |
| External C | lock | | • | • | | | |
| t _{CHCX} | 46 | High time | 20 | t _{CLCL} -t _{CLCX} | | | ns |
| t _{CLCX} | 46 | Low time | 20 | t _{CLCL} -t _{CHCX} | | | ns |
| t _{CLCH} | 46 | Rise time | | 5 | | | ns |
| t _{CHCL} | 46 | Fall time | | 5 | | | ns |
| Shift Regi | ster | • | • | | | • | |
| t _{XLXL} | 45 | Serial port clock cycle time | 6t _{CLCL} | | 300 | | ns |
| t _{QVXH} | 45 | Output data setup to clock rising edge | 5t _{CLCL} -133 | | 117 | | ns |
| t _{XHQX} | 45 | Output data hold after clock rising edge | t _{CLCL} -30 | | 20 | | ns |
| t _{XHDX} | 45 | Input data hold after clock rising edge | 0 | | 0 | | ns |
| t _{XHDV} | 45 | Clock rising edge to input data valid | | 5t _{CLCL} -133 | | 117 | ns |

NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
- 3. Interfacing the microcontroller to devices with float times up to 45 ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

4. Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.

2002 Jul 18 58

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM




Figure 47. AC Testing Input/Output




Figure 48. Float Waveform




Figure 49. I_{CC} vs. FREQ Valid only within frequency specifications of the device under test

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM




Figure 50. AC Testing Input/Output




Figure 51. Float Waveform

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM




Figure 52. I_{CC} Test Condition, Active Mode, T_{amb} = 25 °C. All other pins are disconnected




Figure 53. I_{CC} Test Condition, Idle Mode, T_{amb} = 25 °C. All other pins are disconnected




Figure 54. Clock Signal Waveform for $I_{\mbox{\footnotesize CC}}$ Tests in Active and Idle Modes.

 $t_{CLCL} = t_{CHCL} = 10 \text{ ns}$




Figure 55. I_{CC} Test Condition, Power Down Mode. All other pins are disconnected; $V_{CC} = 2 \text{ V to } 5.5 \text{ V}$

80C51 8-bit Flash microcontroller family

P89C51RA2/RB2/RC2/RD2xx

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM

Data sheet status

| Data sheet status ^[1] | Product status ^[2] | Definitions |
|----------------------------------|----------------------------------|--|
| Objective data | Development | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. |
| Preliminary data | Qualification | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. |
| Product data | Production | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A. |

^[1] Please consult the most recently issued data sheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 07-02

Document order number: 9397 750 10129

Let's make things better.

Philips Semiconductors





^[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.