



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                          |
| Core Processor             | R8C                                                                                                                                                                             |
| Core Size                  | 16-Bit                                                                                                                                                                          |
| Speed                      | 20MHz                                                                                                                                                                           |
| Connectivity               | CANbus, I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART                                                                                                                          |
| Peripherals                | POR, PWM, Voltage Detect, WDT                                                                                                                                                   |
| Number of I/O              | 59                                                                                                                                                                              |
| Program Memory Size        | 96KB (96K x 8)                                                                                                                                                                  |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | 4K x 8                                                                                                                                                                          |
| RAM Size                   | 8K x 8                                                                                                                                                                          |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V                                                                                                                                                                     |
| Data Converters            | A/D 16x10b                                                                                                                                                                      |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 64-LQFP                                                                                                                                                                         |
| Supplier Device Package    | 64-LFQFP (10x10)                                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2136awjfp-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2136awjfp-u0</a> |

**Table 1.8 Specifications for R8C/36Z Group (2)**

| Item                                        | Function  | Specification                                                                                                                                                                                                                                                                                                                                                                       |
|---------------------------------------------|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Timer                                       | Timer RA0 | 8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode                                                                                                                                                                             |
|                                             | Timer RA1 | 8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode                                                                                                                                                                             |
|                                             | Timer RB  | 8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode                                                                                                                                                                               |
|                                             | Timer RC  | 16 bits (with 4 capture/compare registers) × 1<br>Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)                                                                                                                                                                                                                |
|                                             | Timer RD  | 16 bits (with 4 capture/compare registers) × 2<br>Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period) |
|                                             | Timer RE  | 8 bits × 1<br>Output compare mode                                                                                                                                                                                                                                                                                                                                                   |
|                                             | Timer RF  | 16 bits × 1<br>Input capture mode (input capture circuit), output compare mode (output compare circuit)                                                                                                                                                                                                                                                                             |
|                                             | Timer RG  | 16 bits × 1<br>Timer mode (input capture function, output compare function), PWM mode (output 1 pin), phase counting mode (available automatic measurement for the counts of 2-phase encoder)                                                                                                                                                                                       |
| Serial Interface                            | UART0, 1  | 2 channels<br>Clock synchronous serial I/O, UART                                                                                                                                                                                                                                                                                                                                    |
|                                             | UART2     | 1 channel<br>Clock synchronous serial I/O, UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus), IE mode (IEBus), multiprocessor communication function                                                                                                                                                                                                                               |
| Synchronous Serial Communication Unit (SSU) |           | 1 channel                                                                                                                                                                                                                                                                                                                                                                           |
| LIN Module                                  |           | Hardware LIN: 2 (timer RA0, timer RA1, UART0, UART1)                                                                                                                                                                                                                                                                                                                                |
| A/D Converter                               |           | 10-bit resolution × 16 channels, includes sample and hold function, with sweep mode                                                                                                                                                                                                                                                                                                 |
| Flash Memory                                |           | <ul style="list-style-type: none"> <li>• Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> <li>• Programming and erasure endurance: 100 times (program ROM)</li> <li>• Program security: ROM code protect, ID code check</li> <li>• Debug functions: On-chip debug, on-board flash rewrite function</li> </ul>                                                               |
| Operating Frequency/Supply Voltage          |           | f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)                                                                                                                                                                                                                                                                                                                                                |
| Current Consumption                         |           | Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)                                                                                                                                                                                                                                                                                                                                            |
| Operating Ambient Temperature               |           | -40 to 85°C (J version)<br>-40 to 125°C (K version) <sup>(1)</sup>                                                                                                                                                                                                                                                                                                                  |
| Package                                     |           | 64-pin LQFP<br>Package code: PLQP0064KB-A (previous code: 64P6Q-A)                                                                                                                                                                                                                                                                                                                  |

Note:

1. Specify the K version if K version functions are to be used.


## 1.2 Product List

Table 1.9 lists Product List for R8C/36W Group, Table 1.10 lists Product List for R8C/36X Group, Table 1.11 lists Product List for R8C/36Y Group, and Table 1.12 lists Product List for R8C/36Z Group.

**Table 1.9 Product List for R8C/36W Group**

**Current of Nov 2010**


| Part No.     | ROM Capacity |             | RAM Capacity | Package Type | Remarks   |
|--------------|--------------|-------------|--------------|--------------|-----------|
|              | Program ROM  | Data flash  |              |              |           |
| R5F21368WJFP | 64 Kbytes    | 1 Kbyte × 4 | 6 Kbytes     | PLQP0064KB-A | J version |
| R5F2136AWJFP | 96 Kbytes    | 1 Kbyte × 4 | 8 Kbytes     | PLQP0064KB-A |           |
| R5F2136CWJFP | 128 Kbytes   | 1 Kbyte × 4 | 10 Kbytes    | PLQP0064KB-A |           |
| R5F21368WKFP | 64 Kbytes    | 1 Kbyte × 4 | 6 Kbytes     | PLQP0064KB-A | K version |
| R5F2136AWKFP | 96 Kbytes    | 1 Kbyte × 4 | 8 Kbytes     | PLQP0064KB-A |           |
| R5F2136CWKFP | 128 Kbytes   | 1 Kbyte × 4 | 10 Kbytes    | PLQP0064KB-A |           |



**Figure 1.1 Part Number, Memory Size, and Package of R8C/36W Group**

### 1.3 Block Diagram

Figure 1.5 shows a Block Diagram.



**Figure 1.5 Block Diagram**

**Table 1.13 Pin Name Information by Pin Number (1)**

| Pin Number | Control Pin | Port | I/O Pin Functions for Peripheral Modules |                                     |                                                |                           |                |                                         |
|------------|-------------|------|------------------------------------------|-------------------------------------|------------------------------------------------|---------------------------|----------------|-----------------------------------------|
|            |             |      | Interrupt                                | Timer                               | Serial Interface                               | SSU                       | CAN Module (2) | A/D Converter Voltage Detection Circuit |
| 1          |             | P3_0 |                                          | (TRAO0) <sup>(1)</sup> /<br>TRGCLKA |                                                |                           |                |                                         |
| 2          |             | P4_2 |                                          |                                     |                                                |                           |                | VREF                                    |
| 3          | MODE        |      |                                          |                                     |                                                |                           |                |                                         |
| 4          |             | P4_3 |                                          |                                     |                                                |                           |                |                                         |
| 5          |             | P4_4 |                                          |                                     |                                                |                           |                |                                         |
| 6          | RESET       |      |                                          |                                     |                                                |                           |                |                                         |
| 7          | XOUT        | P4_7 |                                          |                                     |                                                |                           |                |                                         |
| 8          | VSS/AVSS    |      |                                          |                                     |                                                |                           |                |                                         |
| 9          | XIN         | P4_6 |                                          |                                     |                                                |                           |                |                                         |
| 10         | VCC/AVCC    |      |                                          |                                     |                                                |                           |                |                                         |
| 11         |             | P5_4 |                                          | TRCIOD                              |                                                |                           |                |                                         |
| 12         |             | P5_3 |                                          | TRCIOC                              |                                                |                           |                |                                         |
| 13         |             | P5_2 |                                          | TRCIOB                              |                                                |                           |                |                                         |
| 14         |             | P5_1 |                                          | TRCIOA/<br>TRCTRIG                  |                                                |                           |                |                                         |
| 15         |             | P5_0 |                                          | TRCCLK                              |                                                |                           |                |                                         |
| 16         |             | P3_7 |                                          | TRAO0                               | (TXD2)/(SDA2)/<br>(RXD2)/(SCL2) <sup>(1)</sup> | SSO                       |                |                                         |
| 17         |             | P3_5 |                                          |                                     | (CLK2) <sup>(1)</sup>                          | SSCK                      |                |                                         |
| 18         |             | P3_4 |                                          |                                     | (TXD2)/(SDA2)/<br>(RXD2)/(SCL2) <sup>(1)</sup> | (SCS) <sup>(1)</sup> /SSI |                |                                         |
| 19         |             | P3_3 | INT3                                     |                                     | CTS2/RTS2                                      | SCS/(SSI) <sup>(1)</sup>  |                |                                         |
| 20         |             | P2_7 |                                          | TRDIOD1                             |                                                |                           |                |                                         |
| 21         |             | P2_6 |                                          | TRDIOC1                             |                                                |                           |                |                                         |
| 22         |             | P2_5 |                                          | TRDIOB1                             |                                                |                           |                |                                         |
| 23         |             | P2_4 |                                          | TRDIOA1                             |                                                |                           |                |                                         |
| 24         |             | P2_3 |                                          | TRDIOD0                             |                                                |                           |                |                                         |
| 25         |             | P2_2 |                                          | TRDIOC0                             |                                                |                           |                |                                         |
| 26         |             | P2_1 |                                          | TRDIOB0                             |                                                |                           |                |                                         |
| 27         |             | P2_0 |                                          | TRDIOA0/<br>TRDCLK                  |                                                |                           |                |                                         |
| 28         |             | P3_6 | (INT1) <sup>(1)</sup>                    |                                     |                                                |                           |                |                                         |
| 29         |             | P3_1 |                                          | (TRBO) <sup>(1)</sup>               |                                                |                           |                |                                         |
| 30         |             | P8_6 |                                          |                                     |                                                |                           |                |                                         |
| 31         |             | P8_5 |                                          | TRFO12                              |                                                |                           |                |                                         |
| 32         |             | P8_4 |                                          | TRFO11                              |                                                |                           |                |                                         |
| 33         |             | P8_3 |                                          | TRFO10/TRFI                         |                                                |                           |                |                                         |
| 34         |             | P8_2 |                                          | TRFO02                              |                                                |                           |                |                                         |
| 35         |             | P8_1 |                                          | TRFO01                              |                                                |                           |                |                                         |
| 36         |             | P8_0 |                                          | TRFO00                              |                                                |                           |                |                                         |
| 37         |             | P6_7 | (INT3) <sup>(1)</sup>                    |                                     | (RXD2)/(SCL2) <sup>(1)</sup>                   |                           |                |                                         |
| 38         |             | P6_6 | INT2                                     |                                     | (TXD2)/(SDA2) <sup>(1)</sup>                   |                           |                |                                         |
| 39         |             | P6_5 | INT4                                     |                                     | (CLK2) <sup>(1)</sup> /(CLK1) <sup>(1)</sup>   |                           |                |                                         |
| 40         |             | P4_5 | INT0                                     |                                     |                                                |                           |                | ADTRG                                   |
| 41         |             | P1_7 | INT1                                     | (TRAO0) <sup>(1)</sup>              |                                                |                           |                | ANEX3                                   |
| 42         |             | P1_6 |                                          |                                     | CLK0                                           |                           |                | ANEX2                                   |
| 43         |             | P1_5 | (INT1) <sup>(1)</sup>                    | (TRAO0) <sup>(1)</sup>              | RXD0                                           |                           |                | ANEX1                                   |
| 44         |             | P1_4 |                                          |                                     | TXD0                                           |                           |                | ANEX0                                   |
| 45         |             | P1_3 | KI3                                      | TRBO                                |                                                |                           |                | AN11                                    |

Notes:

1. This can be assigned to the pin in parentheses by a program.
2. Only for the R8C/36W Group and R8C/36X Group.

## 1.5 Pin Functions

Tables 1.15 and 1.16 list Pin Functions.

**Table 1.15 Pin Functions (1)**

| Item                      | Pin Name                                                               | I/O Type | Description                                                                                                                                                                                                                                     |
|---------------------------|------------------------------------------------------------------------|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Power supply input        | VCC, VSS                                                               | –        | Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.                                                                                                                                                                                  |
| Analog power supply input | AVCC, AVSS                                                             | –        | Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.                                                                                                                                                                  |
| Reset input               | RESET                                                                  | I        | Input “L” on this pin resets the MCU.                                                                                                                                                                                                           |
| MODE                      | MODE                                                                   | I        | Connect this pin to VCC via a resistor.                                                                                                                                                                                                         |
| XIN clock input           | XIN                                                                    | I        | These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins <sup>(1)</sup> . To use an external clock, input it to the XOUT pin and leave the XIN pin open. |
| XIN clock output          | XOUT                                                                   | I/O      |                                                                                                                                                                                                                                                 |
| INT interrupt input       | INT0 to INT4                                                           | I        | INT interrupt input pins.                                                                                                                                                                                                                       |
| Key input interrupt       | KI0 to KI3                                                             | I        | Key input interrupt input pins                                                                                                                                                                                                                  |
| Timer RA0                 | TRAIO0, TRAI01                                                         | I/O      | Timer RA I/O pin                                                                                                                                                                                                                                |
| Timer RA1                 | TRAO0, TRAO1                                                           | O        | Timer RA output pin                                                                                                                                                                                                                             |
| Timer RB                  | TRBO                                                                   | O        | Timer RB output pin                                                                                                                                                                                                                             |
| Timer RC                  | TRCCLK                                                                 | I        | External clock input pin                                                                                                                                                                                                                        |
|                           | TRCTRG                                                                 | I        | External trigger input pin                                                                                                                                                                                                                      |
|                           | TRCIOA, TRCIOB, TRCIOC, TRCIOD                                         | I/O      | Timer RC I/O pins                                                                                                                                                                                                                               |
| Timer RD                  | TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1 | I/O      | Timer RD I/O pins                                                                                                                                                                                                                               |
|                           | TRDCLK                                                                 | I        | External clock input pin                                                                                                                                                                                                                        |
| Timer RE                  | TREO                                                                   | O        | Divided clock output pin                                                                                                                                                                                                                        |
| Timer RF                  | TRFO00, TRFO10, TRFO01, TRFO11, TRFO02, TRFO12                         | O        | Timer RF output pins.                                                                                                                                                                                                                           |
|                           | TRFI                                                                   | I        | Timer RF input pin.                                                                                                                                                                                                                             |
| Timer RG                  | TRGIOA, TRGIOB                                                         | I/O      | Timer RG I/O ports.                                                                                                                                                                                                                             |
|                           | TRGCLKA, TRGCLKB                                                       | I        | External clock input pins.                                                                                                                                                                                                                      |
| Serial interface          | CLK0, CLK1, CLK2                                                       | I/O      | Transfer clock I/O pins                                                                                                                                                                                                                         |
|                           | RXD0, RXD1, RXD2                                                       | I        | Serial data input pins                                                                                                                                                                                                                          |
|                           | TXD0, TXD1, TXD2                                                       | O        | Serial data output pins                                                                                                                                                                                                                         |
|                           | CTS2                                                                   | I        | Transmission control input pin                                                                                                                                                                                                                  |
|                           | RTS2                                                                   | O        | Reception control output pin                                                                                                                                                                                                                    |
|                           | SCL2                                                                   | I/O      | I <sup>2</sup> C mode clock I/O pin                                                                                                                                                                                                             |
|                           | SDA2                                                                   | I/O      | I <sup>2</sup> C mode data I/O pin                                                                                                                                                                                                              |
| SSU                       | SSI                                                                    | I/O      | Data I/O pin                                                                                                                                                                                                                                    |
|                           | SCS                                                                    | I/O      | Chip-select signal I/O pin                                                                                                                                                                                                                      |
|                           | SSCK                                                                   | I/O      | Clock I/O pin                                                                                                                                                                                                                                   |
|                           | SSO                                                                    | I/O      | Data I/O pin                                                                                                                                                                                                                                    |


I: Input      O: Output      I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



**Figure 2.1 CPU Registers**

## 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

## 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.




### 3.2 R8C/36X Group

Figure 3.2 is a Memory Map of R8C/36X Group. The R8C/36X Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 00FFFh. For example, a 64-Kbyte internal ROM area is allocated addresses 04000h to 13FFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the CAN, DTC, and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



**Figure 3.2 Memory Map of R8C/36X Group**

## 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.17 list the special function registers and Table 4.18 lists the ID Code Areas and Option Function Select Area.

**Table 4.1 SFR Information (1) (1)**

| Address | Register                                         | Symbol   | After reset                    |
|---------|--------------------------------------------------|----------|--------------------------------|
| 0000h   |                                                  |          |                                |
| 0001h   |                                                  |          |                                |
| 0002h   |                                                  |          |                                |
| 0003h   |                                                  |          |                                |
| 0004h   | Processor Mode Register 0                        | PM0      | 00h                            |
| 0005h   | Processor Mode Register 1                        | PM1      | 00h                            |
| 0006h   | System Clock Control Register 0                  | CM0      | 00101000b                      |
| 0007h   | System Clock Control Register 1                  | CM1      | 00100000b                      |
| 0008h   | Module Standby Control Register                  | MSTCR    | 00h                            |
| 0009h   | System Clock Control Register 3                  | CM3      | 00h                            |
| 000Ah   | Protect Register                                 | PRCR     | 00h                            |
| 000Bh   | Reset Source Determination Register              | RSTFR    | 0XXXXXXb (2)                   |
| 000Ch   | Oscillation Stop Detection Register              | OCD      | 00000100b                      |
| 000Dh   | Watchdog Timer Reset Register                    | WDTR     | XXh                            |
| 000Eh   | Watchdog Timer Start Register                    | WDTS     | XXh                            |
| 000Fh   | Watchdog Timer Control Register                  | WDTC     | 00111111b                      |
| 0010h   |                                                  |          |                                |
| 0011h   |                                                  |          |                                |
| 0012h   |                                                  |          |                                |
| 0013h   |                                                  |          |                                |
| 0014h   |                                                  |          |                                |
| 0015h   | High-Speed On-Chip Oscillator Control Register 7 | FRA7     | When shipping                  |
| 0016h   |                                                  |          |                                |
| 0017h   |                                                  |          |                                |
| 0018h   |                                                  |          |                                |
| 0019h   |                                                  |          |                                |
| 001Ah   |                                                  |          |                                |
| 001Bh   |                                                  |          |                                |
| 001Ch   | Count Source Protection Mode Register            | CSPR     | 00h<br>10000000b (3)           |
| 001Dh   |                                                  |          |                                |
| 001Eh   |                                                  |          |                                |
| 001Fh   |                                                  |          |                                |
| 0020h   |                                                  |          |                                |
| 0021h   |                                                  |          |                                |
| 0022h   |                                                  |          |                                |
| 0023h   | High-Speed On-Chip Oscillator Control Register 0 | FRA0     | 00h                            |
| 0024h   | High-Speed On-Chip Oscillator Control Register 1 | FRA1     | When shipping                  |
| 0025h   | High-Speed On-Chip Oscillator Control Register 2 | FRA2     | 00h                            |
| 0026h   | On-Chip Reference Voltage Control Register       | OCVREFCR | 00h                            |
| 0027h   |                                                  |          |                                |
| 0028h   |                                                  |          |                                |
| 0029h   | High-Speed On-Chip Oscillator Control Register 4 | FRA4     | When shipping                  |
| 002Ah   | High-Speed On-Chip Oscillator Control Register 5 | FRA5     | When shipping                  |
| 002Bh   | High-Speed On-Chip Oscillator Control Register 6 | FRA6     | When shipping                  |
| 002Ch   |                                                  |          |                                |
| 002Dh   |                                                  |          |                                |
| 002Eh   |                                                  |          |                                |
| 002Fh   | High-Speed On-Chip Oscillator Control Register 3 | FRA3     | When shipping                  |
| 0030h   | Voltage Monitor Circuit Control Register         | CMPA     | 00h                            |
| 0031h   | Voltage Monitor Circuit Edge Select Register     | VCAC     | 00h                            |
| 0032h   |                                                  |          |                                |
| 0033h   | Voltage Detect Register 1                        | VCA1     | 00001000b                      |
| 0034h   | Voltage Detect Register 2                        | VCA2     | 00h (4)<br>00100000b (5)       |
| 0035h   |                                                  |          |                                |
| 0036h   | Voltage Detection 1 Level Select Register        | VD1LS    | 00000111b                      |
| 0037h   |                                                  |          |                                |
| 0038h   | Voltage Monitor 0 Circuit Control Register       | VW0C     | 1100X010b (4)<br>1100X011b (5) |
| 0039h   | Voltage Monitor 1 Circuit Control Register       | VW1C     | 10001010b                      |

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
3. The CSPROINI bit in the OFS register is set to 0.
4. The LVDAS bit in the OFS register is set to 1.
5. The LVDAS bit in the OFS register is set to 0.

**Table 4.3 SFR Information (3) (1)**

| Address | Register                                      | Symbol | After reset |
|---------|-----------------------------------------------|--------|-------------|
| 0080h   | DTC Activation Control Register               | DTCTL  | 00h         |
| 0081h   |                                               |        |             |
| 0082h   |                                               |        |             |
| 0083h   |                                               |        |             |
| 0084h   |                                               |        |             |
| 0085h   |                                               |        |             |
| 0086h   |                                               |        |             |
| 0087h   |                                               |        |             |
| 0088h   | DTC Activation Enable Register 0              | DTCEN0 | 00h         |
| 0089h   | DTC Activation Enable Register 1              | DTCEN1 | 00h         |
| 008Ah   | DTC Activation Enable Register 2              | DTCEN2 | 00h         |
| 008Bh   | DTC Activation Enable Register 3              | DTCEN3 | 00h         |
| 008Ch   | DTC Activation Enable Register 4              | DTCEN4 | 00h         |
| 008Dh   | DTC Activation Enable Register 5              | DTCEN5 | 00h         |
| 008Eh   | DTC Activation Enable Register 6              | DTCEN6 | 00h         |
| 008Fh   |                                               |        |             |
| 0090h   | Timer RF Register                             | TRF    | 00h         |
| 0091h   |                                               |        | 00h         |
| 0092h   |                                               |        |             |
| 0093h   |                                               |        |             |
| 0094h   |                                               |        |             |
| 0095h   |                                               |        |             |
| 0096h   |                                               |        |             |
| 0097h   |                                               |        |             |
| 0098h   |                                               |        |             |
| 0099h   |                                               |        |             |
| 009Ah   | Timer RF Control Register 0                   | TRFCR0 | 00h         |
| 009Bh   | Timer RF Control Register 1                   | TRFCR1 | 00h         |
| 009Ch   | Capture and Compare 0 Register                | TRFM0  | 00h         |
| 009Dh   |                                               |        | 00h         |
| 009Eh   | Compare 1 Register                            | TRFM1  | FFh         |
| 009Fh   |                                               |        | FFh         |
| 00A0h   | UART0 Transmit/Receive Mode Register          | U0MR   | 00h         |
| 00A1h   | UART0 Bit Rate Register                       | U0BRG  | XXh         |
| 00A2h   | UART0 Transmit Buffer Register                | U0TB   | XXh         |
| 00A3h   |                                               |        | XXh         |
| 00A4h   | UART0 Transmit/Receive Control Register 0     | U0C0   | 00001000b   |
| 00A5h   | UART0 Transmit/Receive Control Register 1     | U0C1   | 00000010b   |
| 00A6h   | UART0 Receive Buffer Register                 | U0RB   | XXh         |
| 00A7h   |                                               |        | XXh         |
| 00A8h   | UART2 Transmit/Receive Mode Register          | U2MR   | 00h         |
| 00A9h   | UART2 Bit Rate Register                       | U2BRG  | XXh         |
| 00AAh   | UART2 Transmit Buffer Register                | U2TB   | XXh         |
| 00ABh   |                                               |        | XXh         |
| 00ACh   | UART2 Transmit/Receive Control Register 0     | U2C0   | 00001000b   |
| 00ADh   | UART2 Transmit/Receive Control Register 1     | U2C1   | 00000010b   |
| 00AEh   | UART2 Receive Buffer Register                 | U2RB   | XXh         |
| 00AFh   |                                               |        | XXh         |
| 00B0h   | UART2 Digital Filter Function Select Register | URXDF  | 00h         |
| 00B1h   |                                               |        |             |
| 00B2h   |                                               |        |             |
| 00B3h   |                                               |        |             |
| 00B4h   |                                               |        |             |
| 00B5h   |                                               |        |             |
| 00B6h   |                                               |        |             |
| 00B7h   |                                               |        |             |
| 00B8h   |                                               |        |             |
| 00B9h   |                                               |        |             |
| 00BAh   |                                               |        |             |
| 00BBh   | UART2 Special Mode Register 5                 | U2SMR5 | 00h         |
| 00BCh   | UART2 Special Mode Register 4                 | U2SMR4 | 00h         |
| 00BDh   | UART2 Special Mode Register 3                 | U2SMR3 | 000X0X0Xb   |
| 00BEh   | UART2 Special Mode Register 2                 | U2SMR2 | X0000000b   |
| 00BFh   | UART2 Special Mode Register                   | U2SMR  | X0000000b   |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 5.2 Recommended Operating Conditions (1)**

| Symbol                            | Parameter                                        |                                        |                                           | Conditions                                   | Standard                        |                      |      | Unit                 |   |
|-----------------------------------|--------------------------------------------------|----------------------------------------|-------------------------------------------|----------------------------------------------|---------------------------------|----------------------|------|----------------------|---|
|                                   |                                                  |                                        |                                           |                                              | Min.                            | Typ.                 | Max. |                      |   |
| V <sub>CC</sub> /AV <sub>CC</sub> | Supply voltage                                   |                                        |                                           |                                              | 2.7                             | –                    | 5.5  | V                    |   |
| V <sub>SS</sub> /AV <sub>SS</sub> | Supply voltage                                   |                                        |                                           |                                              | –                               | 0                    | –    | V                    |   |
| V <sub>IH</sub>                   | Input “H” voltage                                | Other than CMOS input                  |                                           |                                              |                                 | 0.8 V <sub>CC</sub>  | –    | V <sub>CC</sub>      | V |
|                                   |                                                  | CMOS input                             | Input level switching function (I/O port) | Input level selection : 0.35 V <sub>CC</sub> | 4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V | 0.5 V <sub>CC</sub>  | –    | V <sub>CC</sub>      | V |
|                                   |                                                  |                                        |                                           |                                              | 2.7 V ≤ V <sub>CC</sub> < 4.0 V | 0.55 V <sub>CC</sub> | –    | V <sub>CC</sub>      | V |
|                                   |                                                  |                                        |                                           | Input level selection : 0.5 V <sub>CC</sub>  | 4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V | 0.65 V <sub>CC</sub> | –    | V <sub>CC</sub>      | V |
|                                   |                                                  |                                        |                                           |                                              | 2.7 V ≤ V <sub>CC</sub> < 4.0 V | 0.7 V <sub>CC</sub>  | –    | V <sub>CC</sub>      | V |
|                                   |                                                  |                                        |                                           | Input level selection : 0.7 V <sub>CC</sub>  | 4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V | 0.85 V <sub>CC</sub> | –    | V <sub>CC</sub>      | V |
|                                   |                                                  |                                        |                                           |                                              | 2.7 V ≤ V <sub>CC</sub> < 4.0 V | 0.85 V <sub>CC</sub> | –    | V <sub>CC</sub>      | V |
|                                   |                                                  | External clock input (XOUT)            |                                           |                                              |                                 | 1.2                  | –    | V <sub>CC</sub>      | V |
| V <sub>IL</sub>                   | Input “L” voltage                                | Other than CMOS input                  |                                           |                                              |                                 | 0                    | –    | 0.2 V <sub>CC</sub>  | V |
|                                   |                                                  | CMOS input                             | Input level switching function (I/O port) | Input level selection : 0.35 V <sub>CC</sub> | 4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V | 0                    | –    | 0.2 V <sub>CC</sub>  | V |
|                                   |                                                  |                                        |                                           |                                              | 2.7 V ≤ V <sub>CC</sub> < 4.0 V | 0                    | –    | 0.2 V <sub>CC</sub>  | V |
|                                   |                                                  |                                        |                                           | Input level selection : 0.5 V <sub>CC</sub>  | 4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V | 0                    | –    | 0.4 V <sub>CC</sub>  | V |
|                                   |                                                  |                                        |                                           |                                              | 2.7 V ≤ V <sub>CC</sub> < 4.0 V | 0                    | –    | 0.3 V <sub>CC</sub>  | V |
|                                   |                                                  |                                        |                                           | Input level selection : 0.7 V <sub>CC</sub>  | 4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V | 0                    | –    | 0.55 V <sub>CC</sub> | V |
|                                   |                                                  |                                        |                                           |                                              | 2.7 V ≤ V <sub>CC</sub> < 4.0 V | 0                    | –    | 0.45 V <sub>CC</sub> | V |
|                                   |                                                  | External clock input (XOUT)            |                                           |                                              |                                 | 0                    | –    | 0.4                  | V |
| I <sub>OH</sub> (sum)             | Peak sum output “H” current                      | Sum of all pins I <sub>OH</sub> (peak) |                                           | –                                            | –                               | –80                  | mA   |                      |   |
| I <sub>OH</sub> (sum)             | Average sum output “H” current                   | Sum of all pins I <sub>OH</sub> (avg)  |                                           | –                                            | –                               | –40                  | mA   |                      |   |
| I <sub>OH</sub> (peak)            | Peak output “H” current                          |                                        |                                           |                                              | –                               | –                    | –10  | mA                   |   |
| I <sub>OH</sub> (avg)             | Average output “H” current                       |                                        |                                           |                                              | –                               | –                    | –5   | mA                   |   |
| I <sub>OL</sub> (sum)             | Peak sum output “L” current                      | Sum of all pins I <sub>OL</sub> (peak) |                                           | –                                            | –                               | 80                   | mA   |                      |   |
| I <sub>OL</sub> (sum)             | Average sum output “L” current                   | Sum of all pins I <sub>OL</sub> (avg)  |                                           | –                                            | –                               | 40                   | mA   |                      |   |
| I <sub>OL</sub> (peak)            | Peak output “L” current                          |                                        |                                           |                                              | –                               | –                    | 10   | mA                   |   |
| I <sub>OL</sub> (avg)             | Average output “L” current                       |                                        |                                           |                                              | –                               | –                    | 5    | mA                   |   |
| f <sub>(XIN)</sub>                | XIN clock input oscillation frequency            |                                        |                                           | 2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V              | –                               | –                    | 20   | MHz                  |   |
| f <sub>OCO40M</sub>               | Count source for timer RC, timer RD, or timer RG |                                        |                                           | 2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V              | 32                              | –                    | 40   | MHz                  |   |
| f <sub>OCO-F</sub>                | f <sub>OCO-F</sub> frequency                     |                                        |                                           | 2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V              | –                               | –                    | 20   | MHz                  |   |
| –                                 | System clock frequency                           |                                        |                                           | 2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V              | –                               | –                    | 20   | MHz                  |   |
| f <sub>(BCLK)</sub>               | CPU clock frequency                              |                                        |                                           | 2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V              | –                               | –                    | 20   | MHz                  |   |

## Notes:

- V<sub>CC</sub> = 2.7 to 5.5 V at T<sub>opr</sub> = –40 to 85°C (J version) / –40 to 125°C (K version), unless otherwise specified.
- The average output current indicates the average value of current measured during 100 ms.

**Table 5.4 A/D Converter Characteristics**

| Symbol | Parameter                 |             | Conditions                         |                                                                | Standard |      |      | Unit |
|--------|---------------------------|-------------|------------------------------------|----------------------------------------------------------------|----------|------|------|------|
|        |                           |             |                                    |                                                                | Min.     | Typ. | Max. |      |
| —      | Resolution                |             | Vref = AVCC                        |                                                                | —        | —    | 10   | Bit  |
| —      | Absolute accuracy         | 10-bit mode | Vref = AVCC = 5.0 V                | AN0 to AN7 input,<br>AN8 to AN11 input<br>ANEX0 to ANEX3 input | —        | —    | ±3   | LSB  |
|        |                           |             | Vref = AVCC = 3.0 V                | AN0 to AN7 input,<br>AN8 to AN11 input<br>ANEX0 to ANEX3 input | —        | —    | ±5   | LSB  |
|        |                           | 8-bit mode  | Vref = AVCC = 5.0 V                | AN0 to AN7 input,<br>AN8 to AN11 input<br>ANEX0 to ANEX3 input | —        | —    | ±2   | LSB  |
|        |                           |             | Vref = AVCC = 3.0 V                | AN0 to AN7 input,<br>AN8 to AN11 input<br>ANEX0 to ANEX3 input | —        | —    | ±2   | LSB  |
| φAD    | A/D conversion clock      |             | 4.0 ≤ Vref = AVCC = ≤ 5.5 (2)      |                                                                | 2        | —    | 20   | MHz  |
|        |                           |             | 2.7 ≤ Vref = AVCC = ≤ 5.5 (2)      |                                                                | 2        | —    | 10   | MHz  |
| —      | Tolerance level impedance |             |                                    |                                                                | —        | 3    | —    | kΩ   |
| Ivref  | Vref current              |             | VCC = 5 V, XIN = f1 = φAD = 20 MHz |                                                                | —        | 45   | —    | μA   |
| tCONV  | Conversion time           | 10-bit mode | Vref = AVCC = 5.0V, φAD = 20 MHz   |                                                                | 2.2      | —    | —    | μS   |
|        |                           | 8-bit mode  | Vref = AVCC = 5.0V, φAD = 20 MHz   |                                                                | 2.2      | —    | —    | μS   |
| tsAMP  | Sampling time             |             | φAD = 20 MHz                       |                                                                | 0.8      | —    | —    | μS   |
| Vref   | Reference voltage         |             |                                    |                                                                | 2.7      | —    | AVCC | V    |
| VIA    | Analog input voltage (3)  |             |                                    |                                                                | 0        | —    | Vref | V    |
| OCVREF | On-chip reference voltage |             | 2 MHz ≤ φAD ≤ 4 MHz                |                                                                | 1.14     | 1.34 | 1.54 | V    |

Notes:

1.  $V_{cc}/AV_{cc} = V_{ref} = 2.7$  to  $5.5\text{ V}$ ,  $V_{ss} = 0\text{ V}$  at  $T_{opr} = -40$  to  $85^\circ\text{C}$  (J version) /  $-40$  to  $125^\circ\text{C}$  (K version), unless otherwise specified.
2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-consumption current mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

**Table 5.7 Voltage Detection 0 Circuit Electrical Characteristics**

| Symbol              | Parameter                                                                 | Condition                                                                 | Standard |      |      | Unit |
|---------------------|---------------------------------------------------------------------------|---------------------------------------------------------------------------|----------|------|------|------|
|                     |                                                                           |                                                                           | Min.     | Typ. | Max. |      |
| V <sub>det0</sub>   | Voltage detection level                                                   | At the falling of V <sub>CC</sub>                                         | 2.70     | 2.85 | 3.00 | V    |
| —                   | Voltage detection 0 circuit response time <sup>(3)</sup>                  | At the falling of V <sub>CC</sub> from 5 V to (V <sub>det0</sub> – 0.1) V | —        | 6    | 150  | μs   |
| —                   | Voltage detection circuit self power consumption                          | VCA25 = 1, V <sub>CC</sub> = 5.0 V                                        | —        | 1.5  | —    | μA   |
| t <sub>d(E-A)</sub> | Wait time until voltage detection circuit operation starts <sup>(2)</sup> |                                                                           | —        | —    | 100  | μs   |

Notes:

1. The measurement condition is V<sub>CC</sub> = 2.7 V to 5.5 V and T<sub>opr</sub> = –40 to 85°C (J version) / –40 to 125°C (K version).
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
3. Time until the voltage monitor 0 reset is generated after the voltage passes V<sub>det0</sub>.

**Table 5.8 Voltage Detection 1 Circuit Electrical Characteristics**

| Symbol              | Parameter                                                                        | Condition                                                                   | Standard |      |      | Unit |
|---------------------|----------------------------------------------------------------------------------|-----------------------------------------------------------------------------|----------|------|------|------|
|                     |                                                                                  |                                                                             | Min.     | Typ. | Max. |      |
| V <sub>det1</sub>   | Voltage detection level V <sub>det1_7</sub> <sup>(2)</sup>                       | At the falling of V <sub>CC</sub>                                           | 3.05     | 3.25 | 3.45 | V    |
|                     | Voltage detection level V <sub>det1_8</sub> <sup>(2)</sup>                       | At the falling of V <sub>CC</sub>                                           | 3.20     | 3.40 | 3.60 | V    |
|                     | Voltage detection level V <sub>det1_9</sub> <sup>(2)</sup>                       | At the falling of V <sub>CC</sub>                                           | 3.35     | 3.55 | 3.75 | V    |
|                     | Voltage detection level V <sub>det1_A</sub> <sup>(2)</sup>                       | At the falling of V <sub>CC</sub>                                           | 3.50     | 3.70 | 3.90 | V    |
|                     | Voltage detection level V <sub>det1_B</sub> <sup>(2)</sup>                       | At the falling of V <sub>CC</sub>                                           | 3.65     | 3.85 | 4.05 | V    |
|                     | Voltage detection level V <sub>det1_C</sub> <sup>(2)</sup>                       | At the falling of V <sub>CC</sub>                                           | 3.80     | 4.00 | 4.20 | V    |
|                     | Voltage detection level V <sub>det1_D</sub> <sup>(2)</sup>                       | At the falling of V <sub>CC</sub>                                           | 3.95     | 4.15 | 4.35 | V    |
|                     | Voltage detection level V <sub>det1_E</sub> <sup>(2)</sup>                       | At the falling of V <sub>CC</sub>                                           | 4.10     | 4.30 | 4.50 | V    |
| —                   | Hysteresis width at the rising of V <sub>CC</sub> in voltage detection 1 circuit |                                                                             | —        | 0.1  | —    | V    |
| —                   | Voltage detection 1 circuit response time <sup>(3)</sup>                         | At the falling of V <sub>CC</sub> from 5 V to (V <sub>det1_7</sub> – 0.1) V | —        | 60   | 150  | μs   |
| —                   | Voltage detection circuit self power consumption                                 | VCA26 = 1, V <sub>CC</sub> = 5.0 V                                          | —        | 1.7  | —    | μA   |
| t <sub>d(E-A)</sub> | Wait time until voltage detection circuit operation starts <sup>(4)</sup>        |                                                                             | —        | —    | 100  | μs   |

Notes:

1. The measurement condition is V<sub>CC</sub> = 2.7 V to 5.5 V and T<sub>opr</sub> = –40 to 85°C (J version) / –40 to 125°C (K version).
2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V<sub>det1</sub>.
4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

**Table 5.9 Voltage Detection 2 Circuit Electrical Characteristics**

| Symbol              | Parameter                                                                        | Condition                                                                 | Standard |      |      | Unit |
|---------------------|----------------------------------------------------------------------------------|---------------------------------------------------------------------------|----------|------|------|------|
|                     |                                                                                  |                                                                           | Min.     | Typ. | Max. |      |
| V <sub>det2</sub>   | Voltage detection level V <sub>det2</sub>                                        | At the falling of V <sub>CC</sub>                                         | 3.80     | 4.00 | 4.20 | V    |
| —                   | Hysteresis width at the rising of V <sub>CC</sub> in voltage detection 2 circuit |                                                                           | —        | 0.1  | —    | V    |
| —                   | Voltage detection 2 circuit response time <sup>(2)</sup>                         | At the falling of V <sub>CC</sub> from 5 V to (V <sub>det2</sub> – 0.1) V | —        | 20   | 150  | μs   |
| —                   | Voltage detection circuit self power consumption                                 | VCA26 = 1, V <sub>CC</sub> = 5.0 V                                        | —        | 1.7  | —    | μA   |
| t <sub>d(E-A)</sub> | Wait time until voltage detection circuit operation starts <sup>(3)</sup>        |                                                                           | —        | —    | 100  | μs   |

Notes:

1. The measurement condition is V<sub>CC</sub> = 2.7 V to 5.5 V and T<sub>opr</sub> = –40 to 85°C (J version) / –40 to 125°C (K version).
2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes V<sub>det2</sub>.
3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

**Table 5.11 High-speed On-Chip Oscillator Circuit Electrical Characteristics**

| Symbol | Parameter                                                                                                                                                                                      | Condition                                                                                                                                                                         | Standard |        |      | Unit |
|--------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|--------|------|------|
|        |                                                                                                                                                                                                |                                                                                                                                                                                   | Min.     | Typ.   | Max. |      |
| —      | High-speed on-chip oscillator frequency after reset                                                                                                                                            | $V_{CC} = 2.7$ to $5.5$ V,<br>$-40^{\circ}\text{C} \leq T_{opr} \leq 85^{\circ}\text{C}$ (J version) /<br>$-40^{\circ}\text{C} \leq T_{opr} \leq 125^{\circ}\text{C}$ (K version) | —        | 40     | —    | MHz  |
|        | High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register <sup>(3)</sup> |                                                                                                                                                                                   | —        | 36.864 | —    | MHz  |
|        | High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register                |                                                                                                                                                                                   | —        | 32     | —    | MHz  |
|        | High-speed on-chip oscillator frequency temperature • supply voltage dependence <sup>(2)</sup>                                                                                                 |                                                                                                                                                                                   | −5       | —      | 5    | %    |
| —      | Oscillation stabilization time                                                                                                                                                                 |                                                                                                                                                                                   | —        | 200    | —    | μs   |
| —      | Self power consumption at oscillation                                                                                                                                                          | $V_{CC} = 5.0$ V, $T_{opr} = 25^{\circ}\text{C}$                                                                                                                                  | —        | 400    | —    | μA   |

Notes:

1. The measurement condition is  $V_{CC} = 2.7$  to  $5.5$  V and  $T_{opr} = -40$  to  $85^{\circ}\text{C}$  (J version) /  $-40$  to  $125^{\circ}\text{C}$  (K version).
2. This indicates the precision error for the oscillation frequency of the high-speed on-chip oscillator.
3. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

**Table 5.12 Low-speed On-Chip Oscillator Circuit Electrical Characteristics**

| Symbol   | Parameter                                                 | Condition                                        | Standard |      |       | Unit |
|----------|-----------------------------------------------------------|--------------------------------------------------|----------|------|-------|------|
|          |                                                           |                                                  | Min.     | Typ. | Max.  |      |
| fOCO-S   | Low-speed on-chip oscillator frequency                    |                                                  | 112.5    | 125  | 137.5 | kHz  |
| fOCO-WDT | Low-speed on-chip oscillator frequency for watchdog timer |                                                  | 112.5    | 125  | 137.5 | kHz  |
| —        | Oscillation stabilization time                            | $V_{CC} = 5.0$ V, $T_{opr} = 25^{\circ}\text{C}$ | —        | 30   | 100   | μs   |
| —        | Self power consumption at oscillation                     | $V_{CC} = 5.0$ V, $T_{opr} = 25^{\circ}\text{C}$ | —        | 3    | —     | μA   |

Note:

1. The measurement condition is  $V_{CC} = 2.7$  to  $5.5$  V and  $T_{opr} = -40$  to  $85^{\circ}\text{C}$  (J version) /  $-40$  to  $125^{\circ}\text{C}$  (K version).

**Table 5.13 Power Supply Circuit Timing Characteristics**

| Symbol               | Parameter                                                                   | Condition | Standard |      |      | Unit |
|----------------------|-----------------------------------------------------------------------------|-----------|----------|------|------|------|
|                      |                                                                             |           | Min.     | Typ. | Max. |      |
| t <sub>d</sub> (P-R) | Time for internal power supply stabilization during power-on <sup>(2)</sup> |           | —        | —    | 2000 | μs   |

Notes:

1. The measurement condition is  $V_{CC} = 2.7$  to  $5.5$  V and  $T_{opr} = -40$  to  $85^{\circ}\text{C}$  (J version) /  $-40$  to  $125^{\circ}\text{C}$  (K version).
2. Wait time until the internal power supply generation circuit stabilizes during power-on.





Figure 5.4 I/O Timing of SSU (Master)





**Figure 5.6 I/O Timing of SSU (Clock Synchronous Communication Mode)**

**Table 5.15 Electrical Characteristics (1) [ $4.2\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ ]**

| Symbol                           | Parameter           |                                                                                                                                                                                                                                                                    | Condition                                     | Standard              |      |                 | Unit       |
|----------------------------------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------|-----------------------|------|-----------------|------------|
|                                  |                     |                                                                                                                                                                                                                                                                    |                                               | Min.                  | Typ. | Max.            |            |
| V <sub>OH</sub>                  | Output "H" voltage  | Other than XOUT                                                                                                                                                                                                                                                    | I <sub>OH</sub> = -5 mA                       | V <sub>CC</sub> - 2.0 | —    | V <sub>CC</sub> | V          |
|                                  |                     |                                                                                                                                                                                                                                                                    | I <sub>OH</sub> = -200 $\mu$ A                | V <sub>CC</sub> - 0.3 | —    | V <sub>CC</sub> | V          |
|                                  |                     | XOUT                                                                                                                                                                                                                                                               | I <sub>OH</sub> = -200 $\mu$ A                | 1.0                   | —    | V <sub>CC</sub> | V          |
| V <sub>OL</sub>                  | Output "L" voltage  | Other than XOUT                                                                                                                                                                                                                                                    | I <sub>OL</sub> = 5 mA                        | —                     | —    | 2.0             | V          |
|                                  |                     |                                                                                                                                                                                                                                                                    | I <sub>OL</sub> = 200 $\mu$ A                 | —                     | —    | 0.45            | V          |
|                                  |                     | XOUT                                                                                                                                                                                                                                                               | I <sub>OH</sub> = -200 $\mu$ A                | —                     | —    | 0.5             | V          |
| V <sub>T+</sub> -V <sub>T-</sub> | Hysteresis          | INT0 to INT4, KI0 to KI3,<br>TRAIO0, TRAIO1, TRBO,<br>TRCIOA to TRCIOD,<br>TRDIOA0 to TRDIOD0,<br>TRDIOA1 to TRDIOD1,<br>TRFI, TRGIOA, TRGIOB,<br>TRCCLK, TRDCLK,<br>TRGCLKA, TRGCLKB,<br>TRCTRG, ADTRG,<br>RXD0 to RXD2, CLK0 to CLK2,<br>SSI, SCL2,<br>SDA2, SSO |                                               | 0.1                   | 1.2  | —               | V          |
|                                  |                     | RESET                                                                                                                                                                                                                                                              |                                               | 0.1                   | 1.2  | —               | V          |
|                                  |                     |                                                                                                                                                                                                                                                                    |                                               |                       |      |                 |            |
| I <sub>IH</sub>                  | Input "H" current   |                                                                                                                                                                                                                                                                    | V <sub>I</sub> = 5 V, V <sub>CC</sub> = 5.0 V | —                     | —    | 1.0             | $\mu$ A    |
| I <sub>IL</sub>                  | Input "L" current   |                                                                                                                                                                                                                                                                    | V <sub>I</sub> = 0 V, V <sub>CC</sub> = 5.0 V | —                     | —    | -1.0            | $\mu$ A    |
| R <sub>PULLUP</sub>              | Pull-up resistance  |                                                                                                                                                                                                                                                                    | V <sub>I</sub> = 0 V, V <sub>CC</sub> = 5.0 V | 25                    | 50   | 100             | k $\Omega$ |
| R <sub>IXIN</sub>                | Feedback resistance | XIN                                                                                                                                                                                                                                                                |                                               | —                     | 0.3  | —               | M $\Omega$ |
| V <sub>RAM</sub>                 | RAM hold voltage    |                                                                                                                                                                                                                                                                    | During stop mode                              | 2.0                   | —    | —               | V          |

Note:

1.  $4.2\text{ V} \leq V_{CC} \leq 5.5\text{ V}$  at T<sub>opr</sub> = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.

**Table 5.24 Electrical Characteristics (5) [ $2.7\text{ V} \leq V_{CC} < 3.3\text{ V}$ ]**  
**( $T_{opr} = -40$  to  $85^{\circ}\text{C}$  (J version), unless otherwise specified.)**


| Symbol | Parameter                                                                                               | Condition                              |                                                                                                                                                                                                                 |   | Standard |      |      | Unit |
|--------|---------------------------------------------------------------------------------------------------------|----------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---|----------|------|------|------|
|        |                                                                                                         |                                        |                                                                                                                                                                                                                 |   | Min.     | Typ. | Max. |      |
| Icc    | Power supply current (Vcc = 2.7 to 3.3 V)<br>Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode (1)              | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division                                                                                     | – | 7.0      | 14.5 | mA   |      |
|        |                                                                                                         |                                        | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division                                                                                     | – | 5.6      | 12.0 | mA   |      |
|        |                                                                                                         |                                        | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division                                                                                     | – | 3.6      | –    | mA   |      |
|        |                                                                                                         |                                        | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8                                                                                     | – | 3.0      | –    | mA   |      |
|        |                                                                                                         |                                        | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8                                                                                     | – | 2.2      | –    | mA   |      |
|        |                                                                                                         |                                        | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8                                                                                     | – | 1.5      | –    | mA   |      |
|        |                                                                                                         | High-speed on-chip oscillator mode (1) | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division                                                                                   | – | 7.0      | 14.5 | mA   |      |
|        |                                                                                                         |                                        | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8                                                                                   | – | 3.0      | –    | mA   |      |
|        |                                                                                                         | Low-speed on-chip oscillator mode      | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8, FMR27 = 1, VCA20 = 0                                                                            | – | 85       | 180  | μA   |      |
|        |                                                                                                         | Wait mode                              | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock operation<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1 | – | 15       | 110  | μA   |      |
|        |                                                                                                         |                                        | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1       | – | 5        | 100  | μA   |      |
|        |                                                                                                         | Stop mode                              | XIN clock off, T <sub>opr</sub> = 25°C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0                                | – | 2.0      | 5.0  | μA   |      |
|        |                                                                                                         |                                        | XIN clock off, T <sub>opr</sub> = 85°C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0                                | – | 13.0     | –    | μA   |      |

Note:


- The typical value (Typ.) indicates the current value when the CPU and the memory operate.  
The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

**Timing requirements**(Unless Otherwise Specified:  $V_{CC} = 3\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_{opr} = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (J ver)/ $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  (K ver))**Table 5.26 External clock input (XOUT)**

| Symbol         | Parameter             | Standard |      | Unit |
|----------------|-----------------------|----------|------|------|
|                |                       | Min.     | Max. |      |
| $t_{c(XOUT)}$  | XOUT input cycle time | 50       | –    | ns   |
| $t_{WH(XOUT)}$ | XOUT input “H” width  | 24       | –    | ns   |
| $t_{WL(XOUT)}$ | XOUT input “L” width  | 24       | –    | ns   |

**Figure 5.12 External Clock Input Timing Diagram when  $V_{CC} = 3\text{ V}$** **Table 5.27 TRAI0i (i = 0 to 1) Input**


| Symbol          | Parameter                            | Standard |      | Unit |
|-----------------|--------------------------------------|----------|------|------|
|                 |                                      | Min.     | Max. |      |
| $t_{c(TRAIO)}$  | TRAIOi (i = 0 to 1) input cycle time | 300      | –    | ns   |
| $t_{WH(TRAIO)}$ | TRAIOi (i = 0 to 1) input “H” width  | 120      | –    | ns   |
| $t_{WL(TRAIO)}$ | TRAIOi (i = 0 to 1) input “L” width  | 120      | –    | ns   |

**Figure 5.13 TRAI0i (i = 0 to 1) Input Timing Diagram when  $V_{CC} = 3\text{ V}$** **Table 5.28 TRFI Input**

| Symbol         | Parameter             | Standard |      | Unit |
|----------------|-----------------------|----------|------|------|
|                |                       | Min.     | Max. |      |
| $t_{c(TRFI)}$  | TRFI input cycle time | 400 (1)  | –    | ns   |
| $t_{WH(TRFI)}$ | TRFI input “H” width  | 200 (2)  | –    | ns   |
| $t_{WL(TRFI)}$ | TRFI input “L” width  | 200 (2)  | –    | ns   |

**Notes:**

1. When using timer RF input capture mode, adjust the cycle time to  $(1/\text{timer RF count source frequency} \times 3)$  or above.
2. When using timer RF input capture mode, adjust the pulse width to  $(1/\text{timer RF count source frequency} \times 1.5)$  or above.

**Figure 5.14 TRFI Input Timing Diagram when  $V_{CC} = 3\text{ V}$**

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Electronics website.

### Detail F

| Reference Symbol | Dimension in Millimeters |       |      |
|------------------|--------------------------|-------|------|
|                  | Min                      | Nom   | Max  |
| D                | 9.9                      | 10.0  | 10.1 |
| E                | 9.9                      | 10.0  | 10.1 |
| A <sub>2</sub>   | —                        | 1.4   | —    |
| H <sub>D</sub>   | 11.8                     | 12.0  | 12.2 |
| H <sub>E</sub>   | 11.8                     | 12.0  | 12.2 |
| A                | —                        | —     | 1.7  |
| A <sub>1</sub>   | 0.05                     | 0.1   | 0.15 |
| b <sub>D</sub>   | 0.15                     | 0.20  | 0.25 |
| b <sub>1</sub>   | —                        | 0.18  | —    |
| c                | 0.09                     | 0.145 | 0.20 |
| c <sub>1</sub>   | —                        | 0.125 | —    |
| $\theta$         | 0°                       | —     | 8°   |
| [e]              | —                        | 0.5   | —    |
| x                | —                        | —     | 0.08 |
| y                | —                        | —     | 0.08 |
| Z <sub>D</sub>   | —                        | 1.25  | —    |
| Z <sub>E</sub>   | —                        | 1.25  | —    |
| L                | 0.35                     | 0.5   | 0.65 |
| L <sub>1</sub>   | —                        | 1.0   | —    |